Of Resistor (epo) Patents (Class 257/E21.004)
E Subclasses
-
CIRCUIT, BIASING SCHEME AND FABRICATION METHOD FOR DIODE ACCESSED CROSS-POINT RESISTIVE MEMORY ARRAY
Publication number: 20130011992Abstract: Methods, systems, structures and arrays are disclosed, such as a resistive memory array which includes access devices, for example, back-to-back Zener diodes, that only allow current to pass through a coupled resistive memory cell when a voltage drop applied to the access device is greater than a critical voltage. The array may be biased to reduce standby currents and improve delay times between programming and read operations.Type: ApplicationFiled: September 13, 2012Publication date: January 10, 2013Applicant: Micron Technology, Inc.Inventors: Jun Liu, David Porter -
Publication number: 20130001652Abstract: According to one embodiment, a magnetoresistive element includes a storage layer having a variable and perpendicular magnetization, a tunnel barrier layer on the storage layer, a reference layer having an invariable and perpendicular magnetization on the tunnel barrier layer, a hard mask layer on the reference layer, and a sidewall spacer layer on sidewalls of the reference layer and the hard mask layer. An in-plane size of the reference layer is smaller than an in-plane size of the storage layer. A difference between the in-plane sizes of the storage layer and the reference layer is 2 nm or less. The sidewall spacer layer includes a material selected from a group of a diamond, DLC, BN, SiC, B4C, Al2O3 and AlN.Type: ApplicationFiled: March 23, 2012Publication date: January 3, 2013Inventors: Masatoshi Yoshikawa, Satoshi Seto, Hideaki Harakawa, Jyunichi Ozeki, Tatsuya Kishi, Keiji Hosotani
-
Publication number: 20130001503Abstract: A memory element can include a memory layer formed between two electrodes; at least one element within the memory layer that is oxidizable in the presence of an electric field applied across the electrodes; and an inhibitor material incorporated into at least a portion of the memory layer that decreases an oxidation rate of the at least one element within the memory layer with respect to the memory layer alone. Methods of forming such a memory element are also disclosed.Type: ApplicationFiled: May 4, 2012Publication date: January 3, 2013Inventor: Antonio R. Gallo
-
Publication number: 20130001502Abstract: Provided are a phase-change memory device using insulating nanoparticles, a flexible phase-change memory device and a method for manufacturing the same. The phase-change memory device includes an electrode, and a phase-change layer in which a phase change occurs depending on heat generated from the electrode, wherein insulating nanoparticles formed from a self-assembled block copolymer are provided between the electrode and the phase-change layer undergoing crystallization and amorphization.Type: ApplicationFiled: February 21, 2012Publication date: January 3, 2013Inventors: Yeon Sik JUNG, Keon Jae Lee, Jae Won Jeong, Jae Suk Choi, Geon Tae Hwang, Beom Ho Mun, Byoung Kuk You, Seung Jun Kim
-
Publication number: 20130005112Abstract: In one aspect, a method of forming a phase change material layer is provided. The method includes supplying a reaction gas including the composition of Formula 1 into a reaction chamber, supplying a first source which includes Ge(II) into the reaction chamber, and supplying a second source into the reaction chamber. Formula 1 is NR1R2R3, where R1, R2 and R3 are each independently at least one selected from the group consisting of H, CH3, C2H5, C3H7, C4H9, Si(CH3)3, NH2, NH(CH3), N(CH3)2, NH(C2H5) and N(C2H5)2.Type: ApplicationFiled: March 26, 2012Publication date: January 3, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Byoung-jae Bae, Sung-lae Cho, Jin-il Lee, Hye-young Park, Do-hyung Kim
-
Publication number: 20120326146Abstract: The disclosure is directed to a semiconductor wafer, integrated circuit product, and method of making same, having multiple non-singulated chips separated by scribe lines, comprising a plurality of seal rings, each seal ring surrounding a corresponding chip and disposed between the corresponding chip and adjacent scribe lines. Well resistors are disposed below the seal rings and probe pads disposed in the scribe lines. In particular, at least one of the probe pads is coupled by at least one of the well resistors to at least one of the chips.Type: ApplicationFiled: June 23, 2011Publication date: December 27, 2012Applicant: Broadcom CorporationInventors: Frank Hui, Neal Kistler, Don Bautista
-
Publication number: 20120329237Abstract: A phase-change memory device includes a first insulator having a hole therethrough, a first electrode that conforms at least partially to the hole, a phase-change material in electrical communication with the first electrode, and a second electrode in electrical communication with the phase-change material. When current is passed from the first electrode to the second electrode through the phase-change material, at least one of the first and second electrodes remains unreactive with the phase change material.Type: ApplicationFiled: August 20, 2012Publication date: December 27, 2012Inventors: Wolodymyr Czubatyj, Regino Sandoval
-
Publication number: 20120326234Abstract: An integrated circuit (IC) including a well region of the IC having a first doping level and a plurality of semiconductor regions implanted in the well region. Each of the plurality of semiconductor regions has a second doping level. The second doping level is greater than the first doping level. A plurality of polysilicon regions are arranged on the plurality of semiconductor regions. The polysilicon regions are respectively connected to the semiconductor regions. The plurality of semiconductor regions is a drain of a metal-oxide semiconductor field-effect transistor (MOSFET).Type: ApplicationFiled: May 9, 2012Publication date: December 27, 2012Inventors: Sehat Sutardja, Ravishanker Krishnamoorthy, Siew Yong Chui
-
Publication number: 20120326112Abstract: A phase-change random access memory (PCRAM) device and a method of manufacturing the same are provided. The PCRAM device includes a semiconductor substrate, a junction word line formed on the semiconductor substrate, an epitaxial word line formed on the junction word line, and a switching device formed on the epitaxial word line.Type: ApplicationFiled: December 20, 2011Publication date: December 27, 2012Inventor: Jang Uk LEE
-
Publication number: 20120329222Abstract: A phase change memory device having an improved word line resistance and a fabrication method of making the same are presented. The phase change memory device includes a semiconductor substrate, a word line, an interlayer insulation film, a strapping line, a plurality of current paths, a switching element, and a phase change variable resistor. The word line is formed in a cell area of the semiconductor substrate. The interlayer insulation film formed on the word line. The strapping line is formed on the interlayer insulation film such that the strapping line overlaps on top of the word line. The current paths electrically connect together the word line with the strapping line. The switching element is electrically connected to the strapping line. The phase change variable resistor is electrically connected to the switching element.Type: ApplicationFiled: September 6, 2012Publication date: December 27, 2012Applicant: SK HYNIX INC.Inventors: Mi Ra CHOI, Jang Uk LEE
-
Patent number: 8338245Abstract: An integrated circuit system that includes: providing a substrate including a first region with a first device and a second device and a second region with a resistance device; configuring the first device, the second device, and the resistance device to include a first spacer and a second spacer; forming a stress inducing layer over the first region and the second region; processing at least a portion of the stress inducing layer formed over the first region to alter the stress within the stress inducing layer; and forming a third spacer adjacent the second spacer of the first device and the second device from the stress inducing layer.Type: GrantFiled: March 14, 2008Date of Patent: December 25, 2012Assignees: GLOBALFOUNDRIES Singapore Pte. Ltd., Samsung Electronics Co., Ltd., International Business Machines CorporationInventors: Jae Gon Lee, Jong Ho Yang, Victor Chan, Jun Jung Kim
-
Patent number: 8338914Abstract: The formation of devices in semiconductor material is provided using an HF/HCL cleaning process. In one embodiment, the method includes forming at least one hard mask overlaying at least one layer of resistive material, forming at least one opening to a working surface of a silicon substrate of the semiconductor device, and cleaning the semiconductor device with a diluted HF/HCL process. The HF/HCL process includes applying a dilute of HF for a select amount of time and applying a dilute of HCL for a specific amount of time. After cleaning with the diluted HF/HCL process, a silicide contact junction is formed in the at least one opening to the working surface of the silicon substrate, and interconnect metal layers are formed.Type: GrantFiled: January 19, 2010Date of Patent: December 25, 2012Assignee: Intersil Americas Inc.Inventors: John T. Gasner, John Stanton, Dustin A. Woodbury, James D. Beasom
-
Publication number: 20120319159Abstract: There is provided a substrate for light-emitting element, including a mounting surface on which a light-emitting element is to be mounted, the mounting surface being one of two opposed main surfaces of the substrate. The substrate of the present invention is provided with a protection element for the light-emitting element, the protection element comprising a voltage-dependent resistive layer embedded in a body of the substrate, and comprising a first electrode and a second electrode each of which is in connection with the voltage-dependent resistive layer wherein the light-emitting element is to be mounted such that it is positioned in an overlapping relation with the voltage-dependent resistive layer.Type: ApplicationFiled: February 23, 2011Publication date: December 20, 2012Inventors: Seiichi Nakatani, Tatsuo Ogawa, Kazuo Kimura, Shigetoshi Segawa
-
Publication number: 20120319072Abstract: A manufacturing method for manufacturing, with a simple process, a non-volatile memory apparatus having a stable memory performance includes: (a) forming a stacking-structure body above a substrate by alternately stacking conductive layers comprising a transition metal and interlayer insulating films comprising an insulating material; (b) forming a contact hole penetrating through the stacking-structure body to expose part of each of the conductive layers; (c) forming variable resistance layers by oxidizing the part of each of the conductive layers, the part being exposed in the contact hole, and each of the variable resistance layers having a resistance value that reversibly changes according to an application of an electric signal; and (d) forming a pillar electrode in the contact hole by embedding a conductive material in the contact hole, the pillar electrode being connected to each of the variable resistance layers.Type: ApplicationFiled: February 23, 2011Publication date: December 20, 2012Inventors: Zhiqiang Wei, Takeshi Takagi, Mitsuteru Iijima
-
Publication number: 20120313066Abstract: A nonvolatile memory cell includes first and second interlayer insulating films which are separated from each other and are stacked sequentially, a first electrode which penetrates the first interlayer insulating film and the second interlayer insulating film, a resistance change film which is formed along a side surface of the first electrode and extends parallel to the first electrode, and a second electrode which is formed between the first interlayer insulating film and the second interlayer insulating film. The second electrode includes a conductive film which is made of metal and a diffusion preventing film which prevents diffusion of a conductive material contained in the conductive film.Type: ApplicationFiled: April 9, 2012Publication date: December 13, 2012Inventors: Chan-Jin Park, Sun-Jung Kim, Soon-Oh Park, Hyun-Su Ju, Soo-Doo Chae
-
Publication number: 20120313064Abstract: A semiconductor memory device includes a cell array layer having a memory cell. The memory cell has a current control device, a variable resistance device and a metal layer for silicide. A method for manufacturing the semiconductor memory device includes: forming the metal layer for silicide on a semiconductor layer for forming the current control device and a variable resistance device layer; selectively removing the variable resistance device layer and the metal layer through first etching; forming a first protective layer to cover at least a side surface of the metal layer exposed by the first etching; selectively removing a part of the semiconductor layer, through second etching; and forming a second protective layer to cover the variable resistance device layer, the metal layer for silicide, and the semiconductor layer.Type: ApplicationFiled: March 27, 2012Publication date: December 13, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Jun NISHIMURA
-
Publication number: 20120313065Abstract: A semiconductor memory device includes a cell array layer including a first wire, a memory cell stacked on the first wire, and a second wire formed on the memory cell. The memory cell includes a variable resistance element and a current control element The current control element includes a first conductivity-type semiconductor into which a first impurity is doped, an i-type semiconductor in contact with the first conductivity-type semiconductor, a second conductivity-type semiconductor into which a second impurity is doped, and an impact ionization acceleration unit being formed between the i-type semiconductor and one of the first conductivity-type semiconductor and the second conductivity-type semiconductor.Type: ApplicationFiled: March 27, 2012Publication date: December 13, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Jun NISHIMURA, Nobuaki YASUTAKE, Takayuki OKAMURA
-
Publication number: 20120313220Abstract: A thin film metal resistor is provided that includes an in-situ formed metal nitride layer that is formed in a lower region of a deposited metal nitride layer. The in-situ formed metal nitride layer, together with the overlying deposited metal nitride layer, from a thin film metal resistor which has a nitrogen content that is greater than 60 atomic % nitrogen. The in-situ formed metal nitride layer is present on a nitrogen enriched dielectric surface layer. In accordance with the present disclosure, the in-situ formed metal nitride layer is formed during and/or after formation of the deposited metal nitride layer by reacting metal atoms from the deposited metal nitride layer with nitrogen atoms present in the nitrogen enriched dielectric surface layer. The presence of the in-situ formed metal nitride layer in the lower region of the metal nitride layer provides a two-component metal resistor having greater than 60 atomic % nitrogen therein.Type: ApplicationFiled: June 8, 2011Publication date: December 13, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Chih-Chao Yang, Daniel C. Edelstein
-
Publication number: 20120315725Abstract: This disclosure provides a method of fabricating a semiconductor device layer and associated memory cell structures. By performing a surface treatment process (such as ion bombardment) of a semiconductor device layer to create defects having a deliberate depth profile, one may create multistable memory cells having more consistent electrical parameters. For example, in a resistive-switching memory cell, one may obtain a tighter distribution of set and reset voltages and lower forming voltage, leading to improved device yield and reliability. In at least one embodiment, the depth profile is selected to modulate the type of defects and their influence on electrical properties of a bombarded metal oxide layer and to enhance uniform defect distribution.Type: ApplicationFiled: August 23, 2012Publication date: December 13, 2012Applicant: Intermolecular, Inc.Inventors: Michael Miller, Prashant Phatak, Tony Chiang, Xiyang Chen, April Schricker, Tanmay Kumar
-
Publication number: 20120313071Abstract: A memory element can include an opening formed within at least one insulating layer formed on an etch stop layer that exposes a first electrode portion and the etch stop layer at a bottom of the opening; a second electrode portion, formed on at least a side surface of the opening and in contact with the first electrode portion, the second electrode portion not filling the opening and being substantially not formed over a top surface of the at least one insulating layer; and at least one memory layer formed on a top surface of the at least one insulating layer and in contact with the second electrode portion, the at least one memory layer being reversibly programmable between at least two impedance states. Methods of forming such memory elements are also disclosed.Type: ApplicationFiled: May 12, 2012Publication date: December 13, 2012Inventor: Chakravarthy Gopalan
-
Publication number: 20120305876Abstract: A schottky diode, a resistive memory device including the schottky diode and a method of manufacturing the same. The resistive memory device includes a semiconductor substrate including a word line, a schottky diode formed on the word line, and a storage layer formed on the schottky diode. The schottky diode includes a first semiconductor layer, a conductive layer formed on the first semiconductor layer and having a lower work function than the first semiconductor layer, and a second semiconductor layer formed on the to conductive layer.Type: ApplicationFiled: December 20, 2011Publication date: December 6, 2012Inventors: Seung Beom BAEK, Young Ho LEE, Jin Ku LEE, Mi Ri LEE
-
Publication number: 20120305874Abstract: A steering device. The steering device includes an n-type impurity region comprising a zinc oxide material and a p-type impurity region comprising a silicon germanium material. A pn junction region formed from the zinc oxide material and the silicon germanium material. The steering device is a serially coupled to a resistive switching device to provide rectification for the resistive switching device to form a non-volatile memory device.Type: ApplicationFiled: May 31, 2011Publication date: December 6, 2012Applicant: Crossbar, Inc.Inventor: Scott Brad HERNER
-
Publication number: 20120307555Abstract: Methods, devices, and systems associated with phase change memory structures are described herein. One method of forming a phase change memory structure includes forming an insulator material on a first conductive element and on a dielectric material of a phase change memory cell, forming a heater self-aligned with the first conductive element, forming a phase change material on the heater and at least a portion of the insulator material formed on the dielectric material, and forming a second conductive element of the phase change memory cell on the phase change material.Type: ApplicationFiled: August 14, 2012Publication date: December 6, 2012Applicant: Micron Technology, Inc.Inventor: Jun Liu
-
Publication number: 20120305882Abstract: The present invention belongs to the technical field of memory storage and specially relates to a NiO-based resistive random access memory system (RRAM) and a preparation method thereof. The RRAM is comprised of a substrate and a metal-insulator-metal (MIM) structure, wherein the electrodes are metal films, such as copper, aluminum, etc., capable of being applied to the interconnection process, and the resistive switching insulator is an Al2O3/NiO/Al2O3 laminated dielectric film. The MIM structure in the invention shows stable switching between the bi-stable resistance states as well as memory features; compared with the RRAM that only uses a single NiO-based dielectric film, the storage window is increased, and the resistance stability is improved. Therefore, the NiO-based RRAM has a good prospect in actual application. The present invention further provides a method for preparing the abovementioned memory storage system.Type: ApplicationFiled: September 23, 2011Publication date: December 6, 2012Applicant: Fudan UniversityInventors: Jingjing Gu, Qingqing Sun, Pengfei Wang, Peng Zhou, Wei Zhang
-
Publication number: 20120305885Abstract: A variable resistance memory element and method of forming the same. The memory element includes a first electrode, a resistivity interfacial layer having a first surface coupled to said first electrode; a resistance changing material, e.g. a phase change material, having a first surface coupled to a second surface of said resistivity interfacial layer, and a second electrode coupled to a second surface of said resistance changing material.Type: ApplicationFiled: August 16, 2012Publication date: December 6, 2012Applicant: Micron Technology, Inc.Inventor: Jun Liu
-
Publication number: 20120307552Abstract: A process of producing a resistivity-change memory cell is described. The process includes a deposition at room temperature, in amorphous state, of a layer of a nitrogen (N)-doped alloy of germanium (Ge) and tellurium (Te) to constitute the resistivity-change material of the memory cell. An annealing is then performed such as to limit the type of re-crystallisation by nucleation starting from the amorphous state of the phase-change material. The material used and the process permit the data retention at high temperature to be significantly improved.Type: ApplicationFiled: June 3, 2011Publication date: December 6, 2012Applicant: COMMISSARIAT A L'ENERGIE ATOMIQUE ET AUX ENE. ALT.Inventors: Luca PERNIOLA, Veronique SOUSA
-
Patent number: 8324046Abstract: Methods for fabricating a semiconductor device are disclosed. In an example, a method includes forming an isolation region on a substrate, wherein the isolation region extends a depth into the substrate from a substrate surface; forming a recess in the isolation region, wherein the recess is defined by a concave surface of the isolation region; and forming a first gate structure over the substrate surface and a second gate structure over the concave surface of the isolation region.Type: GrantFiled: June 30, 2011Date of Patent: December 4, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kong-Beng Thei, Harry Chuang
-
Patent number: 8324067Abstract: A variable resistance memory device, and a method of forming the same. The method may include forming a lower electrode on a substrate, stacking a first etch stop layer and a second etch stop layer on the substrate, forming an insulating layer on the second etch stop layer, forming a recessing region to expose the lower electrode by patterning the insulating layer and the first and second etch stop layer, forming a variable resistance material layer in the recess region, and forming an upper electrode on the variable resistance material layer. The first etch stop layer can have an etching selectivity with respect to the second etch stop layer.Type: GrantFiled: March 1, 2010Date of Patent: December 4, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jung-in Kim, Jae-Hee Oh, Hyunho Kim, Ji-Hyun Jeong
-
Patent number: 8324066Abstract: A method for manufacturing a semiconductor device includes fabricating an active layer on a first side of a semiconductor substrate. The method also includes fabricating a metal layer on a second side of the semiconductor substrate. The metal layer includes a passive device embedded within the metal layer. The passive device can electrically couple to the active layer with through vias.Type: GrantFiled: October 24, 2011Date of Patent: December 4, 2012Assignee: QUALCOMM IncorporatedInventors: Jonghae Kim, Shiqun Gu, Brian Matthew Henderson, Thomas R. Toms, Matthew Nowak
-
Patent number: 8324068Abstract: Non-volatile memories formed on a substrate and fabrication methods are disclosed. A bottom electrode comprising a metal layer is disposed on the substrate. A buffer layer comprising a LaNiO3 film is disposed over the metal layer. A resistor layer comprising a SrZrO3 film is disposed on the buffer layer. A top electrode is disposed on the resistor layer.Type: GrantFiled: November 10, 2010Date of Patent: December 4, 2012Assignee: Winbond Electronics Corp.Inventors: Tseung-Yuen Tseng, Chun-Chieh Lin, Chao-Cheng Lin
-
Publication number: 20120299063Abstract: A method of manufacturing a semiconductor memory device according to the embodiment includes: forming a first stacked-structure; forming a first stripe part and a first hook part at the first stacked-structure; forming a second stacked-structure on the first stacked-structure; forming a second stripe part and a second hook part at the second stacked-structure; repeating the above-described four steps for a certain number of times; and forming a contact plug contacting the first or second hook parts. The etching is conducted to remove the first stacked-structure in a region at which the second hook part is to be formed in the second stacked-structure higher than the first stacked-structure by one layer. The etching is conducted to remove the second stacked-structure in a region at which the first hook part is to be formed in the first stacked-structure higher than the second stacked-structure by one layer.Type: ApplicationFiled: April 27, 2012Publication date: November 29, 2012Applicant: Kabushiki Kaisha ToshibaInventor: Yasuyuki BABA
-
Publication number: 20120302029Abstract: A storage system and method for forming a storage system that uses punch-through diodes as a steering element in series with a reversible resistivity-switching element is described. The punch-through diode allows bipolar operation of a cross-point memory array. The punch-through diode may have a symmetrical non-linear current/voltage relationship. The punch-through diode has a high current at high bias for selected cells and a low leakage current at low bias for unselected cells. Therefore, it is compatible with bipolar switching in cross-point memory arrays having resistive switching elements. The punch-through diode may be a N+/P?/N+ device or a P+/N?/P+ device.Type: ApplicationFiled: August 9, 2012Publication date: November 29, 2012Inventors: Andrei Mihnea, Deepak C. Sekar, George Samachisa, Roy Scheuerlein, Li Xiao
-
Patent number: 8318573Abstract: Nonvolatile memory elements that are based on resistive switching memory element layers are provided. A nonvolatile memory element may have a resistive switching metal oxide layer. The resistive switching metal oxide layer may have one or more layers of oxide. A resistive switching metal oxide may be doped with a dopant that increases its melting temperature and enhances its thermal stability. Layers may be formed to enhance the thermal stability of the nonvolatile memory element. An electrode for a nonvolatile memory element may contain a conductive layer and a buffer layer.Type: GrantFiled: December 27, 2011Date of Patent: November 27, 2012Assignee: Intermolecular, Inc.Inventors: Sandra G. Malhotra, Pragati Kumar, Sean Barstow, Tony Chiang, Prashant B. Phatak, Wen Wu, Sunil Shanker
-
Publication number: 20120292585Abstract: A structure for a memory device including a plurality of substantially planar thin-film layers or a plurality of conformal thin-film layers is disclosed. The thin-film layers form a memory element that is electrically in series with first and second cladded conductors and operative to store data as a plurality of conductivity profiles. A select voltage applied across the first and second cladded conductors is operative to perform data operations on the memory device. The memory device may optionally include a non-ohmic device electrically in series with the memory element and the first and second cladded conductors. Fabrication of the memory device does not require the plurality of thin-film layers be etched in order to form the memory element. The memory element can include a CMO layer having a selectively crystallized polycrystalline portion and an amorphous portion. The cladded conductors can include a core material made from copper.Type: ApplicationFiled: August 3, 2012Publication date: November 22, 2012Applicant: Unity Semiconductor CorporationInventors: Robin Cheung, Darrell Rinerson, Travis Byonghyop Oh, Jon Bornstein, David Hansen
-
Publication number: 20120295370Abstract: A STTMRAM element has a free sub-layer with enhanced internal stiffness. A first free sub-layer is made partially of boron (B), annealing is performed of the STTMRAM element at a first temperature to reduce the B content at an interface between the first free sub-layer and the barrier layer, the annealing causing a second free sub-layer to be formed on top of the first free sub-layer and being made partially of B, with an amount greater than the amount of B in the first free sub-layer. The STTMRAM element is cooled to a second temperature that is lower than the first temperature and a third free sub-layer is deposited directly on top of the second free layer, with the third free sub-layer being made partially of boron B. The amount of B in the third sub-free layer is less than the amount of B in the second free sub-layer.Type: ApplicationFiled: September 21, 2011Publication date: November 22, 2012Applicant: AVALANCHE TECHNOLOGY INC.Inventors: Yuchen Zhou, Yiming Huai
-
Publication number: 20120292740Abstract: A semiconductor device comprises a semiconductor substrate, a lateral semiconductor diode, a field insulation structure, and a polysilicon resistor. The diode is formed in a surface region of the semiconductor substrate, and includes a cathode electrode and an anode electrode. The field insulation structure is disposed between the cathode and anode electrodes. The polysilicon resistor is formed over the field insulation structure, and between the cathode and anode electrodes. The polysilicon resistor is electrically connected to the cathode electrode, and electrically insulated from the anode electrode.Type: ApplicationFiled: May 19, 2011Publication date: November 22, 2012Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chen-Yuan Lin, Cheng-Chi Lin, Shih-Chin Lien, Chin-Pen Yeh
-
Publication number: 20120295413Abstract: A method of manufacturing a non-volatile semiconductor memory element including a variable resistance element and a non-ohmic element. The variable resistance element includes a first electrode, a variable resistance layer, and a shared electrode. The non-ohmic element includes the shared electrode, a semiconductor or insulator layer, and a second electrode. The method includes: forming the first electrode on a substrate; forming the variable resistance layer on the first electrode; forming the shared electrode by nitriding a front surface of the variable resistance layer; forming the semiconductor or insulator layer on the shared electrode; and forming the second electrode. In the forming of the shared electrode, a front surface of a transition metal oxide is nitrided by a plasma nitriding process to form the shared electrode comprising a transition metal nitride.Type: ApplicationFiled: December 28, 2010Publication date: November 22, 2012Applicant: PANASONIC CORPORATIONInventors: Satoru Fujii, Takumi Mikawa
-
Publication number: 20120292739Abstract: An embodiment of the disclosure includes a method of forming an integrated circuit. A substrate having an active region and a passive region is provided. A plurality of trenches is formed in the passive region. A root mean square of a length and a width of each trench is less than 5 ?m. An isolation material is deposited over the substrate to fill the plurality of trenches. The isolation material is planarized to form a plurality of isolation structures. A plurality of silicon gate stacks and at least one silicon resistor stack are formed on the substrate in the active region and on the plurality of isolation structures respectively.Type: ApplicationFiled: May 18, 2011Publication date: November 22, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Harry-Hak-Lay CHUANG, Ming ZHU, Lee-Wee TEO, Bao-Ru YOUNG
-
Patent number: 8314003Abstract: A nonvolatile memory device, a method of fabricating the nonvolatile memory device and a processing system including the nonvolatile memory device. The nonvolatile memory device may include a plurality of internal electrodes that extend in a direction substantially perpendicular to a face of a substrate, a plurality of first external electrodes that extend substantially in parallel with the face of the substrate, and a plurality of second external electrodes that also extend substantially in parallel with the face of the substrate. Each first external electrode is on a first side of a respective one of the internal electrodes, and each second external electrode is on a second side of a respective one of the internal electrodes. These devices also include a plurality of variable resistors that contact the internal electrodes, the first external electrodes and the second external electrodes.Type: GrantFiled: May 5, 2011Date of Patent: November 20, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: In-Gyu Baek, Hyun-Jun Sim, Jin-Shi Zhao, Eun-Kyung Yim
-
Publication number: 20120286231Abstract: Disclosed is a semiconductor device including a resistive change element between a first wiring and a second wiring, which are arranged in a vertical direction so as to be adjacent to each other, with an interlayer insulation film being interposed on a semiconductor substrate. The resistive change element includes a lower electrode, a resistive change element film made of a metal oxide and an upper electrode. Since the upper electrode on the resistive change element film is formed as part of a plug for the second wiring, a structure in which a side surface of the upper electrode is not in direct contact with the side surface of the metal oxide or the lower electrode is provided so that it is possible to realize excellent device characteristics, even when a byproduct is adhered to the side wall of the metal oxide or the lower electrode in the etching thereof.Type: ApplicationFiled: January 21, 2011Publication date: November 15, 2012Applicant: NEC CORPORATIONInventors: Yukishige Saito, Kimihiko Ito, Hiromitsu Hada
-
Publication number: 20120280360Abstract: The invention relates to a semiconductor device and a method of manufacturing an electronic device. A first conductive layer (first metal interconnect layer) is deposited. There is an insulating layer (first intermetal dielectric) layer deposited. A resistive layer is deposited on top of the insulating layer and structured in order to serve as a thin film resistor. A second insulating layer (second intermetal dielectric) is then deposited on top of the resistive layer. A first opening is etched into the insulating layers (first and second intermetal dielectric) down to the first conductive layer. A second opening is etched into the insulating layers (first and second intermetal dielectrics) down to the first conductive layer. A cross-sectional plane of the second opening is arranged such that it at least partially overlaps the resistive layer of the thin film resistor in a first direction.Type: ApplicationFiled: May 3, 2012Publication date: November 8, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Christoph Andreas Othmar DIRNECKER, Leif Christian OLSEN
-
Publication number: 20120282751Abstract: A method of fabricating an integrated circuit device includes forming first and second patterns extending in first and second directions, respectively, on a target layer. The first patterns comprise a metal oxide and/or metal silicate material having an etch selectivity with respect to that of the target layer. The second patterns comprise a material having an etch selectivity with respect to those of the first patterns and the target layer. The target layer is selectively etched using the first patterns and the second patterns as an etch mask to define holes respectively extending through the target layer to expose a layer therebelow. At least one of the first and second patterns is formed using respective mask patterns formed by a photolithographic process, and the at least one of the first and second patterns have a finer pitch than that of the respective mask patterns.Type: ApplicationFiled: May 3, 2012Publication date: November 8, 2012Inventors: Gyu-hwan OH, Doo-hwan Park, Dong-hyun Im, Kyung-min Chung
-
Publication number: 20120282752Abstract: In one or more embodiments, methods of fabricating current-confining stack structures in a phase change memory switch (PCMS) cell are provided. One embodiment shows a method of fabricating a PCMS cell with current in an upper chalcogenide confined in the row and column directions. In one embodiment, methods of fabricating a PCMS cell with sub-lithographic critical dimension memory chalcogenide are shown. In another embodiment, methods of fabricating a PCMS cell with sub-lithographic critical dimension middle electrode heaters are disclosed.Type: ApplicationFiled: July 20, 2012Publication date: November 8, 2012Inventors: Jong Won Lee, DerChang Kau, Gianpaolo Spadini
-
Publication number: 20120280361Abstract: Provided is a high voltage semiconductor device. The semiconductor device includes a doped well located in a substrate that is oppositely doped. The semiconductor device includes a dielectric structure located on the doped well. A portion of the doped well adjacent the dielectric structure has a higher doping concentration than a remaining portion of the doped well. The semiconductor device includes an elongate polysilicon structure located on the dielectric structure. The elongate polysilicon structure has a length L. The portion of the doped well adjacent the dielectric structure is electrically coupled to a segment of the elongate polysilicon structure that is located away from a midpoint of the elongate polysilicon structure by a predetermined distance that is measured along the elongate polysilicon structure. The predetermined distance is in a range from about 0*L to about 0.1*L.Type: ApplicationFiled: May 4, 2011Publication date: November 8, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ru-Yi Su, Fu-Chih Yang, Chun Lin Tsai, Chih-Chang Cheng, Ruey-Hsin Liu
-
Patent number: 8304839Abstract: Methods for fabricating a semiconductor device are disclosed. In an example, a method includes forming an isolation region on a substrate, wherein the isolation region extends a depth into the substrate from a substrate surface; forming a recess in the isolation region, wherein the recess is defined by a concave surface of the isolation region; and forming a first gate structure over the substrate surface and a second gate structure over the concave surface of the isolation region.Type: GrantFiled: August 23, 2011Date of Patent: November 6, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Kong-Beng Thei, Harry Chuang
-
Publication number: 20120273741Abstract: A method of manufacturing a phase change memory device includes forming a lower electrode layer pattern and an insulating interlayer covering the lower electrode layer pattern, forming a first opening in the insulating interlayer to expose the lower electrode layer pattern, forming an oxide layer pattern on the sidewall of the first opening and a lower electrode under the oxide layer pattern by partially removing the oxide layer and the lower electrode layer pattern, forming an insulation layer filling a remaining portion of the first opening, removing the oxide layer pattern by a wet etching process to form a second opening, and forming a phase change material pattern on the lower electrode such that the phase change material pattern fills the second opening.Type: ApplicationFiled: April 10, 2012Publication date: November 1, 2012Inventors: Kyu-Man HWANG, Jun-Soo BAE, Sung-Un KWON, Kwang-Ho PARK
-
Publication number: 20120273744Abstract: A resistive sense memory cell includes a layer of crystalline praseodymium calcium manganese oxide and a layer of amorphous praseodymium calcium manganese oxide disposed on the layer of crystalline praseodymium calcium manganese oxide forming a resistive sense memory stack. A first and second electrode are separated by the resistive sense memory stack. The resistive sense memory cell can further include an oxygen diffusion barrier layer separating the layer of crystalline praseodymium calcium manganese oxide from the layer of amorphous praseodymium calcium manganese oxide a layer. Methods include depositing an amorphous praseodymium calcium manganese oxide disposed on the layer of crystalline praseodymium calcium manganese oxide forming a resistive sense memory stack.Type: ApplicationFiled: July 12, 2012Publication date: November 1, 2012Applicant: SEAGATE TECHNOLOGY LLCInventors: Andreas Roelofs, Markus Siegert, Venugopalan Vaithyanathan, Wei Tian, Yongchul Ahn, Muralikrishnan Balakrishnan, Olle Heinonen
-
Patent number: 8298903Abstract: A plurality of diffused resistors and a plurality of wirings (resistive elements) are alternately disposed along a virtual line, and those diffused resistors and wirings are connected in series by contact vias. In the same wiring layer as that of the wirings, a dummy pattern is formed so as to surround a formation region of the wirings and the diffused resistors. A space between the dummy pattern and the wirings is set in accordance with, for example, a minimum space between wirings in a chip formation portion.Type: GrantFiled: December 21, 2010Date of Patent: October 30, 2012Assignee: Fujitsu Semiconductor LimitedInventors: Sachie Tone, Hiroyuki Uno, Naoki Takahashi, Naoki Nishida
-
Patent number: 8298904Abstract: A method of forming a semiconductor structure includes forming a resistor on an insulator layer over a substrate, and forming at least one dielectric layer over the resistor. The method also includes forming a substrate contact through the at least one dielectric layer, through the resistor, through the insulator layer, and into the substrate. The substrate contact comprises a high thermal conductivity material.Type: GrantFiled: January 18, 2011Date of Patent: October 30, 2012Assignee: International Business Machines CorporationInventors: Joseph M. Lukaitis, Jed H. Rankin, Robert R. Robison, Dustin K. Slisher, Timothy D. Sullivan
-
Publication number: 20120267597Abstract: A memory device includes an array of electrodes that includes thin film plates of electrode material. Multilayer strips are arranged as bit lines over respective columns in the array of electrodes, including a layer of memory material and a layer of top electrode material. The multilayer strips have a primary body and a protrusion having a width less than that of the primary body and is self-aligned with contact surfaces on the thin film plates. Memory material in the protrusion contacts surfaces on the distal ends of thin film plates of electrodes in the corresponding column in the array. The device can be made using a damascene process in self-aligned forms over the contact surfaces.Type: ApplicationFiled: April 19, 2011Publication date: October 25, 2012Applicant: Macronix International Co., Ltd.Inventor: Hsiang-Lan Lung