Of Resistor (epo) Patents (Class 257/E21.004)
E Subclasses
-
Publication number: 20120181663Abstract: A method of forming a semiconductor structure includes forming a resistor on an insulator layer over a substrate and forming a trench in the resistor and into the substrate. The method also includes forming a liner on sidewalls of the trench and forming a core comprising a high thermal conductivity material in the trench and on the liner.Type: ApplicationFiled: January 18, 2011Publication date: July 19, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Joseph M. LUKAITIS, Jed H. RANKIN, Robert R. ROBISON, Dustin K. SLISHER, Timothy D. SULLIVAN
-
Publication number: 20120178210Abstract: A method of fabricating a memory cell includes forming a bottom electrode on a substrate, a variable resistive material layer on the bottom electrode, and a top electrode on the variable resistive material layer. A first metal oxide layer interposes the top electrode and the variable resistive material layer. In an embodiment, the first metal oxide layer is a self-formed layer provided by the oxidation of a portion of the top electrode. In an embodiment, a second metal oxide layer is provided interposing the first metal oxide layer and the variable resistive material layer. The second metal oxide may be a self-formed layer formed by the reduction of the variable resistive material layer.Type: ApplicationFiled: March 8, 2012Publication date: July 12, 2012Applicant: Taiwan Semiconductor Manufacturing Company, Ltd., ("TSMC")Inventors: Tzyh-Cheang Lee, Fu-Liang Yang, Tseung-Yuen Tseng, Chih-Yang Lin
-
Publication number: 20120175582Abstract: The PCRAM device includes a semiconductor substrate including a switching device; an interlayer insulating layer having a heating electrode contact hole exposing the switching device, a heating electrode formed to be extended along a side of the interlayer insulating layer in the heating electrode contact hole, wherein the heating electrode has a width gradually increased toward a bottom of the heating electrode and is in contact with the switching device, first and second phase-change layers formed within the heating electrode contact hole that includes the heating electrode, and a phase-change separation layer formed in the heating electrode contact hole between the first and second phase-change layers.Type: ApplicationFiled: December 27, 2011Publication date: July 12, 2012Inventors: Jin Seok YANG, Ha Chang Jung
-
Publication number: 20120175731Abstract: The present invention relates to a semiconductor structure having an integrated passive network and a method for making the same. The semiconductor structure includes a substrate which can be an interposer. The substrate can include a plurality of conductive vias. In various embodiments, the substrate includes a dielectric layer disposed thereon, the dielectric layer having an opening forming a straight hole allowing electrical connection between the passive network and the conductive via. The passive network includes a series of patterned dielectric and conductive layers, forming passive electronic components. In an embodiment, the passive device includes a common resistor coupled to a pair of inductors, each of the inductors coupled to a capacitor. In another embodiment, the passive device includes a resistor and an inductor electrically connected to each other, a bottom surface of the inductor coplanar with a bottom surface of the resistor.Type: ApplicationFiled: December 27, 2011Publication date: July 12, 2012Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chien-Hua Chen, Teck-Chong Lee, Hsu-Chiang Shih, Meng-Wei Hsieh
-
Patent number: 8216912Abstract: A method, structure, and design structure for a through-silicon-via Wilkinson power divider. A method includes: forming an input on a first side of a substrate; forming a first leg comprising a first through-silicon-via formed in the substrate, wherein the first leg electrically connects the input and a first output; forming a second leg comprising a second through-silicon-via formed in the substrate, wherein the second leg electrically connects the input and a second output, and forming a resistor electrically connected between the first output and the second output.Type: GrantFiled: August 26, 2009Date of Patent: July 10, 2012Assignee: International Business Machines CorporationInventors: Hanyi Ding, Alvin J. Joseph, Wayne H. Woods, Jr.
-
Patent number: 8216877Abstract: A phase-change memory is provided. The phase-change memory comprises a substrate. A first electrode is formed on the substrate. A circular or linear phase-change layer is electrically connected to the first electrode. A second electrode formed on the phase-change layer and electrically connected to the phase-change layer, wherein at least one of the first electrode and the second electrode comprises phase-change material.Type: GrantFiled: April 5, 2011Date of Patent: July 10, 2012Assignee: Promos Technologies Inc.Inventors: Yen Chuo, Hong-Hui Hsu
-
Publication number: 20120171835Abstract: A method for processing a glass substrate is disclosed. A glass substrate including a first surface, a second surface, and a side surface between the first surface and the second surface is provided. An opaque conductive layer is formed on the second surface and a part of the side surface close to the second surface. Thereafter, a semiconductor process is performed on the first surface. Thereafter, the opaque conductive layer on the second surface and the part of the side surface close to the second surface is removed. The problem of transporting a transparent glass substrate by some semiconductor tools is solved without increasing tool cost by enabling the sensing and transportation of glass substrates with optical sensor and/or electrical chuck. The fabrication of devices with a glass substrate is also achieved.Type: ApplicationFiled: June 29, 2011Publication date: July 5, 2012Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventors: XUANJIE LIU, HERB HUANG, GUOAN LIU
-
Publication number: 20120170359Abstract: A memory device including programmable resistance memory cells, including electrically pre-stressed target memory cells. The pre-stressed target memory cells have one of a lower voltage transition threshold, a shorter duration set interval and a longer reset state retention characteristic. Biasing circuitry is included on the device configured to control the pre-stressing operations, and to apply read, set and reset operations that can be modified for the pre-stressed memory cells.Type: ApplicationFiled: January 5, 2011Publication date: July 5, 2012Applicant: Macronix International Co., Ltd.Inventors: Chao-I Wu, Yen-Hao Shih, Ming-Hsiu Lee
-
Publication number: 20120170352Abstract: An integrated circuit is formed having an array of memory cells located in the dielectric stack above a semiconductor substrate. Each memory cell has an adjustable resistor and a heating element. A dielectric material separates the heating element from the adjustable resistor. The heating element alters the resistance of the resistor by applying heat thereto. The magnitude of the resistance of the adjustable resistor represents the value of data stored in the memory cell.Type: ApplicationFiled: December 29, 2010Publication date: July 5, 2012Applicant: STMICROELECTRONICS PTE LTD.Inventors: Olivier Le Neel, Jean Jimenez
-
Publication number: 20120171838Abstract: An embodiment of a resistor formed by at least one first portion and one second portion, electrically coupled to one another and with different crystalline phases. The first portion has a positive temperature coefficient, and the second portion has a negative temperature coefficient. The first portion has a first resistivity, and the second portion has a second resistivity, and the portions are coupled so that the resistor has an overall temperature coefficient that is approximately zero.Type: ApplicationFiled: March 7, 2012Publication date: July 5, 2012Applicant: STMICROELECTRONICS S.R.LInventor: Stefania Maria Serena PRIVITERA
-
Publication number: 20120171967Abstract: Designs and methodologies related to attenuators having a thin-film resistor assembly are disclosed. In some embodiments, the thin-film assembly can include a first and second thin-film resistor, each having a main portion with an input end and an output end. The input end of the first thin-film resistor is interconnected to the input end of the second thin-film resistors, and the output end of the first thin-film resistor is interconnected to the output end of the second thin-film resistor. The first and second thin-film resistors are disposed relative to one another so as to define a separation. The separation region reduces the likelihood of hot spot regions forming at or near the center of the thin-film structure and improves power handling capability for a given resistor width. Also disclosed are examples of how the foregoing features can be implemented in different products and methods of fabrication.Type: ApplicationFiled: November 30, 2011Publication date: July 5, 2012Applicant: Skyworks Solutions, Inc.Inventors: Peter J. Zampardi, JR., Kai Hay Kwok
-
Publication number: 20120168705Abstract: A memory array is disclosed having bipolar current-voltage (IV) resistive random access memory cells with built-in “on” state rectifying IV characteristics. In one embodiment, a bipolar switching resistive random access memory cell may have a metal/solid electrolyte/semiconductor stack that forms a Schottky diode when switched to the “on” state. In another embodiment, a bipolar switching resistive random access memory cell may have a metal/solid electrolyte/tunnel barrier/electrode stack that forms a metal-insulator-metal device when switched to the “on” state. Methods of operating the memory array are also disclosed.Type: ApplicationFiled: December 30, 2010Publication date: July 5, 2012Applicant: Micron Technology, Inc.Inventors: Jun Liu, Gurtej Sandhu
-
Publication number: 20120168708Abstract: Memory device constructions include a first column line extending parallel to a second column line, the first column line being above the second column line; a row line above the second column line and extending perpendicular to the first column line and the second column line; memory material disposed to be selectively and reversibly configured in one of two or more different resistive states; a first diode configured to conduct a first current between the first column line and the row line via the memory material; and a second diode configured to conduct a second current between the second column line and the row line via the memory material. In some embodiments, the first diode is a Schottky diode having a semiconductor anode and a metal cathode and the second diode is a Schottky diode having a metal anode and a semiconductor cathode.Type: ApplicationFiled: March 12, 2012Publication date: July 5, 2012Applicant: Micron Technology, Inc.Inventor: Jun Liu
-
Publication number: 20120161095Abstract: Provided are a variable resistance semiconductor memory device which changes its resistance without being affected by an underlying layer and is suitable as a memory device of increased capacity, and a method of manufacturing the same. The semiconductor memory device in the present invention includes: a first contact plug (104) formed inside a first contact hole (103) penetrating through a first interlayer insulating layer (102); a lower electrode (105) having a flat top surface and is thicker above the first interlayer insulating layer (102) than above the first contact plug (104); a variable resistance layer (106); and an upper electrode (107). The lower electrode (105), the variable resistance layer (106), and the upper electrode (107) compose a variable resistance element.Type: ApplicationFiled: August 26, 2010Publication date: June 28, 2012Inventors: Takumi Mikawa, Takashi Okada
-
Publication number: 20120164813Abstract: A resistor with improved switchable resistance includes a first electrode, a second electrode, and an insulating dielectric structure between the first and second electrodes. The insulating dielectric structure includes a confined conductive region providing a first resistance state and a second resistance state; the resistance state of the confined conductive region being switchable between the first and second resistance states by a control signal.Type: ApplicationFiled: March 4, 2012Publication date: June 28, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Christophe P. Rossel, Michel Despont
-
Publication number: 20120161284Abstract: The present invention relates to a chip resistor and method for manufacturing the same. The method includes the following steps of: (a) providing a substrate and a resistor layer; (b) attaching the resistor layer to the substrate; (c) forming a first metal layer; (d) forming a plurality of through holes; (e) forming a connecting metal layer in the through holes to electrically connect the resistor layer and the first metal layer; (f) patterning the resistor layer to form a plurality of first resistor bodies; (g) forming a plurality of first protecting layers to protect the first resistor bodies; and (h) proceeding a singulation process along a plurality of cutting lines to form a plurality of chip resistors. Whereby, no alignment problem occurs and the yield can be raised.Type: ApplicationFiled: October 25, 2011Publication date: June 28, 2012Applicant: YAGEO CORPORATIONInventors: SHEN-CHIH WU, CHIA-WEN YEH, CHIH-LUNG CHEN
-
Patent number: 8206995Abstract: A method for manufacturing a resistive switching memory device comprises providing a substrate comprising an electrical contact, providing on the substrate a dielectric layer comprising a trench exposing the electrical contact, and providing in the trench at least the bottom electrode and the resistive switching element of the resistive memory device. The method may furthermore comprise providing a top electrode at least on or in the trench, in contact with the resistive switching element. The present invention also provides corresponding resistive switching memory devices.Type: GrantFiled: December 4, 2009Date of Patent: June 26, 2012Assignee: IMECInventors: Judit Gloria Lisoni Reyes, Ludovic Goux, Dirk Wouters
-
Publication number: 20120153249Abstract: A memory cell including a first electrode, a second electrode and a first resistance-switching layer located between the first and second electrodes. The first resistance-switching layer comprises hafnium silicon oxynitride.Type: ApplicationFiled: February 29, 2012Publication date: June 21, 2012Applicant: SanDisk 3D LLCInventors: Tong Zhang, Timothy James Minvielle, Yung-Tin Chen
-
Publication number: 20120156851Abstract: A phase change memory device is provided that includes a switching device, a bottom electrode contact in contact with the switching device and a porous spacer formed on the bottom electrode contact.Type: ApplicationFiled: January 25, 2012Publication date: June 21, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Keum Bum LEE, Su Jin CHAE, Hye Jin SEO
-
Publication number: 20120156853Abstract: A highly integrated phase change memory device and a method for manufacturing the same is disclosed. The highly integrated phase change memory device includes a semiconductor substrate having a cell area and a peripheral area with impurity regions formed in the cell area and extending in parallel to each other in a first direction to form a striped pattern. A gate electrode is formed in the peripheral area and dummy gate electrodes are formed in the cell area and extending in a second direction perpendicular to the first direction of the impurity regions. An interlayer dielectric layer pattern exposes portions of the cell area and the peripheral area and a PN diode is formed in a space defined by a pair of dummy gate electrodes and a pair of interlayer dielectric layer patterns.Type: ApplicationFiled: February 24, 2012Publication date: June 21, 2012Applicant: HYNIX SEMICONDUCTOR INC.Inventors: Ki Sung KWON, Jun Hyung PARK
-
Publication number: 20120156852Abstract: A gate insulating film is formed on a main surface of a substrate in which an element isolation region is formed. A metal film is formed on the gate insulating film. A silicon film is formed on the metal film. A gate electrode of a MIS transistor composed of a stacked structure of the silicon film and metal film is formed on an element region and a high-resistance element composed of a stacked structure of the silicon film and metal film is formed on the element isolation region by patterning the silicon film and metal film. An acid-resistant insulating film is formed on the side of the gate electrode. The metal film of the high-resistance element is oxidized. A diffused layer of the MIS transistor is formed in the substrate.Type: ApplicationFiled: February 14, 2012Publication date: June 21, 2012Inventor: KAZUAKI NAKAJIMA
-
Patent number: 8203140Abstract: A resistive memory device is provided. The resistive memory device includes a bottom electrode, a resistance-variable layer, and a top electrode. The resistance-variable layer is disposed on the bottom electrode. The top electrode is disposed on the resistance-variable layer. The resistance-variable layer includes a conductive polymer layer that reacts with the top electrode to form an oxide layer.Type: GrantFiled: July 13, 2010Date of Patent: June 19, 2012Assignee: Electronics and Telecommunications Research InstituteInventor: Sung-Yool Choi
-
Publication number: 20120146186Abstract: A structure and method of fabricating the structure includes a semiconductor substrate having a top surface defining a horizontal direction and a plurality of interconnect levels stacked from a lowermost level proximate the top surface of the semiconductor substrate to an uppermost level furthest from the top surface. Each of the interconnect levels include vertical metal conductors physically connected to one another in a vertical direction perpendicular to the horizontal direction. The vertical conductors in the lowermost level being physically connected to the top surface of the substrate, and the vertical conductors forming a heat sink connected to the semiconductor substrate. A resistor is included in a layer immediately above the uppermost level. The vertical conductors being aligned under a downward vertical resistor footprint of the resistor, and each interconnect level further include horizontal metal conductors positioned in the horizontal direction and being connected to the vertical conductors.Type: ApplicationFiled: December 8, 2010Publication date: June 14, 2012Applicant: International Business Machines CorporationInventors: Joseph M. Lukaitis, Deborah M. Massey, Timothy D. Sullivan, Ping-Chuan Wang, Kimball M. Watson
-
Publication number: 20120146187Abstract: A method of forming a semiconductor structure includes forming at least one trench in an insulator layer formed on a substrate. A distance between a bottom edge of the at least one trench and a top surface of a substrate is shorter than a distance between an uppermost surface of the insulator layer and the top surface of the substrate. The method also includes: forming a resistor on the insulator layer and extending into the at least one trench; forming a first contact in contact with the resistor; and forming a second contact in contact with the resistor such that current is configured to flow from the first contact to the second contact through a central portion of the resistor.Type: ApplicationFiled: December 14, 2010Publication date: June 14, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Brent A. ANDERSON, Jed H. RANKIN, Robert R. ROBISON
-
Publication number: 20120149164Abstract: Nonvolatile memory elements are provided that have resistive switching metal oxides. The nonvolatile memory elements may be formed from resistive-switching metal oxide layers. Metal oxide layers may be formed using sputter deposition at relatively low sputtering powers, relatively low duty cycles, and relatively high sputtering gas pressures. Dopants may be incorporated into a base oxide layer at an atomic concentration that is less than the solubility limit of the dopant in the base oxide. At least one oxidation state of the metal in the base oxide is preferably different than at least one oxidation sate of the dopant. The ionic radius of the dopant and the ionic radius of the metal may be selected to be close to each other. Annealing and oxidation operations may be performed on the resistive switching metal oxides. Bistable metal oxides with relatively large resistivities and large high-state-to-low state resistivity ratios may be produced.Type: ApplicationFiled: May 19, 2011Publication date: June 14, 2012Applicant: INTERMOLECULAR, INC.Inventors: Pragati Kumar, Sandra G. Malhotra, Sean Barstow, Tony Chiang
-
Publication number: 20120149168Abstract: A multifunctional dielectric layer can be formed on a substrate, especially on an exposed metallic strip conductor system on a substrate. An additional metal layer is formed across the surface of the exposed metal strip conductors. The metal layer is then at least partially converted to a nonconducting metal oxide, the dielectric layer.Type: ApplicationFiled: February 23, 2012Publication date: June 14, 2012Inventors: Johann Helneder, Markus Schwerd, Thomas Goebel, Andrea Mitchell, Heinrich Koerner, Martina Hommel
-
Publication number: 20120145984Abstract: A punch-through diode and method of fabricating the same are disclosed herein. The punch-through diode may be used as a steering element in a memory device having a reversible resistivity-switching element. For example, a memory cell may include a reversible resistivity-switching element in series with a punch-through diode. The punch-through diode allows bipolar operation of a cross-point memory array. The punch-through diode may have a symmetrical non-linear current/voltage relationship. The punch-through diode has a high current at high bias for selected cells and a low leakage current at low bias for unselected cells. In other words, the ratio of Ion/Ioff is high. Therefore, the punch-through diode is compatible with bipolar switching in cross-point memory arrays having resistive switching elements.Type: ApplicationFiled: December 13, 2010Publication date: June 14, 2012Inventors: Peter Rabkin, Andrei Mihnea
-
Patent number: 8198620Abstract: A resistance switching memory is introduced herein. The resistance switching memory includes a highly-insulating or resistance-switching material formed to cover the sidewall of a patterned metal line, and extended alongside a dielectric layer sidewall to further contact a portion of the top surface of the lower electrode. The other part of the top surface of the lower electrode is covered by an insulating layer between the top electrode and the lower electrode. An oxygen gettering metal layer in the lower electrode occupies a substantial central part of the top surface of the lower electrode and is partially covered by the highly-insulating or resistance-switching material. A switching area is naturally very well confined to the substantial central part of the oxygen gettering metal layer of the lower electrode.Type: GrantFiled: December 14, 2009Date of Patent: June 12, 2012Assignee: Industrial Technology Research InstituteInventors: Frederick T. Chen, Ming-Jinn Tsai, Wei-Su Chen, Heng-Yuan Lee
-
Publication number: 20120142163Abstract: A method of forming a non-volatile memory device includes providing a substrate having a surface and forming a first dielectric overlying the surface, forming a first wiring comprising aluminum material over the first dielectric, forming a silicon material over the aluminum material to form an intermix region consuming a portion of the silicon material and aluminum material, annealing to formation a first alloy from the intermix region, forming a p+ impurity polycrystalline silicon over the first alloy material, forming a first wiring structure from at least a portion of the first wiring, forming a resistive switching element comprising an amorphous silicon material formed over the p+ polycrystalline silicon, and forming a second wiring structure comprising at least a metal material over the resistive switching element.Type: ApplicationFiled: December 8, 2011Publication date: June 7, 2012Applicant: Crossbar Inc.Inventor: Scott Brad HERNER
-
Publication number: 20120142141Abstract: A method of forming a resistance variable memory device, the method including forming a diode on a semiconductor substrate; forming a lower electrode on the diode; forming a first insulating film on the lower electrode, the first insulating film having an opening; forming a resistance variable film filling the opening such that the resistance variable film includes an amorphous region adjacent to a sidewall of the opening and a crystalline region adjacent to the lower electrode; and forming an upper electrode on the resistance variable film.Type: ApplicationFiled: September 23, 2011Publication date: June 7, 2012Inventors: Jeong-Hee PARK, Jung-Hwan Park, Hideki Horii, Sung-Lae Cho
-
Publication number: 20120140543Abstract: The present invention relates to a one time programming memory and method of storage and manufacture of the same. It belongs to microelectronic memory technology and manufacture field. The one time programming memory comprises a diode (10) having a unidirectional conducting rectification characteristic and a variable-resistance memory (20) having a bipolar conversion characteristic. The diode (10) having the unidirectional conducting rectification characteristic and the variable-resistance memory (20) having the bipolar conversion characteristic are connected in series. The one time programming memory device of the present invention takes the bipolar variable-resistance memory (20) as a storage unit, programming the bipolar variable-resistance memory (20) into different resistance states so as to carry out multilevel storage, and takes the unidirectional conducting rectification diode (10) as a gating unit.Type: ApplicationFiled: August 31, 2011Publication date: June 7, 2012Applicant: Institute of Microelectronics, Chinese Academy of SciencesInventors: Ming Liu, Qingyun Zuo, Shibing Long, Changqing Xie, Zongliang Huo
-
Patent number: 8193066Abstract: In integrated circuits, resistors may be formed on the basis of a silicon/germanium material, thereby providing a reduced specific resistance which may allow reduced dimensions of the resistor elements. Furthermore, a reduced dopant concentration may be used which may allow an increased process window for adjusting resistance values while also reducing overall cycle times.Type: GrantFiled: June 3, 2009Date of Patent: June 5, 2012Assignee: Globalfoundries Inc.Inventors: Andreas Kurz, Roman Boschke, Christoph Schwan, John Morgan
-
Publication number: 20120135563Abstract: A low-temperature firing process is available for cost saving to produce a multilayer chip ZnO varistor containing pure silver (Ag) formed as internal electrodes and calcined at ultralow firing temperature of 850-900° C., which process comprises: a) individually preparing ZnO grains in advance doped with doping ions for promotion of semi-conductivity of ZnO grains if calcined; b) individually preparing a desired high-impedance sintering material to be fired as grain boundaries to encapsulate ZnO grains; c) mixing the doped ZnO grains of Step a) with the high-impedance sintering material of Step b) in a predetermined ratio to form a mixture and proceeding with an initial sintering to have the mixture sintered and ground as composite ZnO ceramic powders, and d) processing the sintered mixture of Step c) to make multilayer chip ZnO varistors containing pure silver (Ag) internal electrodes but sintered at ultralow firing temperature of 850-900° C.Type: ApplicationFiled: November 17, 2011Publication date: May 31, 2012Applicant: SFI Electronics Technology Inc.Inventors: Ching-Hohn LIEN, Jie-An ZHU
-
Publication number: 20120135581Abstract: Memory devices having a plurality of memory cells, with each memory cell including a phase change material having a laterally constricted portion thereof. The laterally constricted portions of adjacent memory cells are vertically offset and positioned on opposite sides of the memory device. Also disclosed are memory devices having a plurality of memory cells, with each memory cell including first and second electrodes having different widths. Adjacent memory cells have the first and second electrodes offset on vertically opposing sides of the memory device. Methods of forming the memory devices are also disclosed.Type: ApplicationFiled: February 9, 2012Publication date: May 31, 2012Applicant: MICRON TECHNOLOGY, INC.Inventor: Jun Liu
-
Patent number: 8187914Abstract: Provided are methods of forming a phase change memory device. A semiconductor device having a lower electrode and an interlayer insulating layer may be prepared. The lower electrode may be surrounded by the interlayer insulating layer. Source gases, a reaction gas and a purge gas may be injected into a process chamber of a semiconductor fabrication device to form a phase change material layer on a semiconductor substrate. The source gases may be simultaneously injected into the process chamber. The phase change material layer may be in contact with the lower electrode through the interlayer insulating layer. The phase change material layer may be etched to form a phase change memory cell in the interlayer insulating layer. An upper electrode may be formed on the phase change memory cell.Type: GrantFiled: March 25, 2010Date of Patent: May 29, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Il Lee, Urazaev Vladimir, Jin-Ha Jeong, Seung-Back Shin, Sung-Lae Cho, Hyeong-Geun An, Dong-Hyun Im, Young-Lim Park, Jung-Hyeon Kim
-
Publication number: 20120126369Abstract: A flip chip semiconductor device has a substrate with a plurality of active devices formed thereon. A passive device is formed on the substrate by depositing a first conductive layer over the substrate, depositing an insulating layer over the first conductive layer, and depositing a second conductive layer over the insulating layer. The passive device is a metal-insulator-metal capacitor. The deposition of the insulating layer and first and second conductive layers is performed without photolithography. An under bump metallization (UBM) layer is formed on the substrate in electrical contact with the plurality of active devices. A solder bump is formed over the UBM layer. The passive device can also be a resistor by depositing a resistive layer over the first conductive layer and depositing a third conductive layer over the resistive layer. The passive device electrically contacts the solder bump.Type: ApplicationFiled: February 2, 2012Publication date: May 24, 2012Applicant: STATS CHIPPAC, LTD.Inventors: Yaojian Lin, Haijing Cao, Qing Zhang, Robert C. Frye
-
Publication number: 20120127789Abstract: A storage node may include a lower electrode, a phase change layer on the lower electrode and an upper electrode on the phase change layer, and the lower electrode and the upper electrode may be composed of thermoelectric materials having a melting point higher than that of the phase change layer, and having different conductivity types. An upper surface of the lower electrode may have a recessed shape, and a lower electrode contact layer may be provided between the lower electrode and the phase change layer.Type: ApplicationFiled: January 11, 2012Publication date: May 24, 2012Inventors: Dong-Seok Suh, Tae-Sang Park
-
Publication number: 20120126195Abstract: An electric-pulse-induced-resistance change device (EPIR device) is provided which is a resistance switching device. It has a buffer layer inserted between a first active resistance switching layer and a second active resistance switching layer, with both active switching layers connected to electrode layers directly or through additional buffer layers between the active resistance switching layers and the electrodes. This device in its simplest form has the structure: electrode-active layer-buffer layer-active layer-electrode. The second active resistance switching layer may, in the alternative, be an ion donating layer, such that the structure becomes: electrode-active layer-buffer layer-ion donating layer-electrode. The EPIR device is constructed to mitigate the retention challenge.Type: ApplicationFiled: December 1, 2011Publication date: May 24, 2012Inventors: Alex Ignatiev, Naijuan Wu, Kristina Young-Fisher, Rabi Ebrahim
-
Publication number: 20120126370Abstract: A method of forming a semiconductor structure includes: forming a resistor over a substrate; forming at least one first contact in contact with the resistor; and forming at least one second contact in contact with the resistor. The resistor is structured and arranged such that current flows from the at least one first contact to the at least one second contact through a central portion of the resistor. The resistor includes at least one extension extending laterally outward from the central portion in a direction parallel to the current flow. The method includes sizing the at least one extension based on a thermal diffusion length of the resistor.Type: ApplicationFiled: November 19, 2010Publication date: May 24, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: David L. HARMON, Joseph M. LUKAITIS, Stewart E. RAUCH, III, Robert R. ROBISON, Dustin K. SLISHER, Jeffrey H. SLOAN, Timothy D. SULLIVAN, Kimball M. WATSON
-
Patent number: 8183107Abstract: Semiconductor devices are formed with reduced variability between close proximity resistors, improved end resistances, and reduced random dopant mismatch. Embodiments include ion implanting a dopant, such as B, at a relatively high dosage, e.g. about 4 to about 6 keV, and at a relatively low implant energy, e.g., about 1.5 to about 2E15/cm2.Type: GrantFiled: May 27, 2009Date of Patent: May 22, 2012Assignee: Globalfoundries Inc.Inventors: Kaveri Mathur, James F. Buller, Andreas Kurz
-
Publication number: 20120119179Abstract: According to one embodiment, a memory device includes a nanomaterial aggregate layer of a plurality of fine conductors aggregating via gaps and an insulating material disposed in the gaps.Type: ApplicationFiled: January 20, 2012Publication date: May 17, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Shinichi Nakao, Kei Watanabe, Kazuhiko Yamamoto, Ichiro Mizushima, Yoshio Ozawa
-
Publication number: 20120119178Abstract: In accordance with aspects of the invention, a method of forming a metal-insulator-metal stack is provided. The method includes forming a first conducting layer, forming a resistivity-switching carbon-based material above the first conducting layer, and forming a second conducting layer above the carbon-based material, wherein the carbon-based material has a thickness of not more than ten atomic layers. Other aspects are also described.Type: ApplicationFiled: January 17, 2012Publication date: May 17, 2012Inventors: Roy E. Scheuerlein, Alper Ilkbahar, April D. Schricker
-
Publication number: 20120122291Abstract: Nonvolatile memory elements that are based on resistive switching memory element layers are provided. A nonvolatile memory element may have a resistive switching metal oxide layer. The resistive switching metal oxide layer may have one or more layers of oxide. A resistive switching metal oxide may be doped with a dopant that increases its melting temperature and enhances its thermal stability. Layers may be formed to enhance the thermal stability of the nonvolatile memory element. An electrode for a nonvolatile memory element may contain a conductive layer and a buffer layer.Type: ApplicationFiled: December 27, 2011Publication date: May 17, 2012Applicant: INTERMOLECULAR, INC.Inventors: Sandra G. Malhotra, Pragati Kumar, Sean Barstow, Tony Chiang, Prashant B. Phatak, Wen Wu, Sunil Shanker
-
Publication number: 20120122292Abstract: A method of forming a non-volatile resistive oxide memory array includes forming a plurality of one of conductive word lines or conductive bit lines over a substrate. Metal oxide-comprising material is formed over the plurality of said one of the word lines or bit lines. A series of elongated trenches is provided over the plurality of said one of the word lines or bit lines. A plurality of self-assembled block copolymer lines is formed within individual of the trenches in registered alignment with and between the trench sidewalls. A plurality of the other of conductive word lines or conductive bit lines is provided from said plurality of self-assembled block copolymer lines to form individually programmable junctions comprising said metal oxide-comprising material where the word lines and bit lines cross one another.Type: ApplicationFiled: January 19, 2012Publication date: May 17, 2012Applicant: MICRON TECHNOLOGYInventors: Gurtej Sandhu, John Smythe, Bhaskar Srinivasan
-
Publication number: 20120120712Abstract: An optimum forming method of performing a forming for a variable resistance element to maximize an operation window of the variable resistance element is provided. The forming method is used to initialize a variable resistance element (100). The forming method includes: a determination step (S35) of determining whether or not a current resistance value of the variable resistance element (100) is lower than a resistance value in a high resistance state; and a voltage application step (S36) of applying a voltage pulse having a voltage not exceeding a sum of a forming voltage and a forming margin when the determination is made that the current resistance value is not lower than the resistance value in the high resistance state (No at S35). The determination step (S35) and the voltage application step (S36) are repeated to process all memory cells in a memory array (202) (S34 to S37).Type: ApplicationFiled: June 4, 2010Publication date: May 17, 2012Inventors: Ken Kawai, Kazuhiko Shimakawa, Shunsaku Muraoka, Ryotaro Azuma
-
Publication number: 20120113706Abstract: A memristor (100, 100?, 100?) based on mixed-metal-valence compounds comprises: a first electrode (115); a second electrode (120); a layer (105) of a mixed-metal-valence phase in physical contact with at least one layer (110, 110a, 110b) of a fully oxidized phase. The mixed-metal-valence phase is essentially a condensed phase of dopants for the fully oxidized phase that drift into and out of the fully oxidized phase in response to an applied electric field (125). One of the first and second electrodes is in electrical contact with either the layer of the mixed-metal-valence phase or a layer (110a) of a fully oxidized phase and the other is in electrical contact with the layer (or other layer (110b)) of the fully oxidized phase. The memristor is prepared by forming in either order the layer of the mixed-metal-valence phase and the layer of the fully oxidized phase, one on the other.Type: ApplicationFiled: September 4, 2009Publication date: May 10, 2012Inventors: R. Stanley Williams, Jinhua ` Yang, Matthew Pickett, Gilberto Ribeiro, John Paul Strachan
-
Publication number: 20120112823Abstract: An integrated circuit with a matched transistor pair with a matching resistance heater coupled to each transistor of the matched transistor pair. A method for forming a matching resistance heater. A method for operating an SOI integrated circuit containing a matched transistor pair with a matching resistance heater coupled to each transistor of the matched transistor pair.Type: ApplicationFiled: November 3, 2011Publication date: May 10, 2012Applicant: TEXAS INSTRUMENTS INCORPORATEDInventor: Andrew Marshall
-
Patent number: 8174877Abstract: An electric device has a resistor including a phase change material changeable between a first phase and a second phase within a switching zone. The resistor has a first resistance when the phase change material is in the first phase and a different second resistance, when the phase change material is in the second phase. The resistor may conduct a first current. The device has a heating element that may conduct a second current for enabling a transition of the phase change material from the first to the second phase. At the position of the switching zone, the resistor is arranged as a first line and the heating element is arranged as a second line. The first and second line may conduct the first current and the second current respectively, wherein the first line and the second line cross at the position of the switching zone.Type: GrantFiled: June 20, 2008Date of Patent: May 8, 2012Assignee: NXP B.V.Inventor: Wilko Baks
-
Publication number: 20120104345Abstract: Memristor systems and method for fabricating memristor system are disclosed. In one aspect, a memristor includes a first electrode, a second electrode, and a junction disposed between the first electrode and the second electrode. The junction includes at least one layer such that each layer has a plurality of dopant sub-layers disposed between insulating sub-layers. The sub-layers are oriented substantially parallel to the first and second electrodes.Type: ApplicationFiled: October 28, 2010Publication date: May 3, 2012Inventors: Matthew D. Pickette, Jianhua Yang, Gilbert Medeiros Ribeiro
-
Publication number: 20120108030Abstract: A method for forming a semiconductor device including a resistive memory cell includes providing a substrate having an upper surface. A first conductive layer is formed over the upper surface of the substrate. An amorphous silicon layer is formed over the first conductive layer. A surface of the amorphous silicon layer is cleaned to remove native oxide formed on the surface of the amorphous silicon layer. A silver layer is deposited over the amorphous silicon layer after removing the native oxide by performing the cleaning step. The resistive memory cell includes the first conductive layer, the amorphous silicon layer, and the second conductive layer. The surface of the amorphous silicon layer is cleaned to prevent silver agglomeration on the native oxide.Type: ApplicationFiled: October 27, 2010Publication date: May 3, 2012Applicant: Crossbar, Inc.Inventor: Scott Brad HERNER