Floating Or Plural Gate Structure (epo) Patents (Class 257/E21.179)
-
Patent number: 7834391Abstract: Coupling among adjacent rows of memory cells on an integrated circuit substrate may reduced by forming the adjacent rows of memory cells on adjacent semiconductor pedestals that extend different distances away from the integrated circuit substrate. NAND flash memory devices that include different pedestal heights and fabrication methods for integrated circuit memory devices are also disclosed.Type: GrantFiled: April 23, 2008Date of Patent: November 16, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Hee-Soo Kang, Choong-Ho Lee
-
Publication number: 20100285659Abstract: A method for fabricating a dual poly gate in a semiconductor device, comprising: forming a gate insulation layer and a polysilicon layer on a semiconductor substrate that defines a first region and a second region; implanting first and second conductive type impurity ions into the first region and the second region of the polysilicon layer, respectively; forming first and second conductive type polysilicon layer in the first and second regions, respectively, by annealing the semiconductor substrate; forming a barrier metal layer on the first and second conductive type polysilicon layers; forming an oxide layer that lowers resistance of a metal by an oxidation process; forming a metal layer and a hard mask layer on the oxide layer; and forming a first conductive type poly gate on the first region and a second conductive type poly gate on the second region by a patterning process.Type: ApplicationFiled: December 29, 2009Publication date: November 11, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Il Cheol Rho
-
Patent number: 7829936Abstract: Methods of forming a memory cell containing two split sub-lithographic charge storage nodes on a semiconductor substrate are provided. The methods can involve forming two split sub-lithographic charge storage nodes by using spacer formation techniques. By removing exposed portions of a first poly layer while leaving portions of the first poly layer protected by the spacers, the method can provide two split sub-lithographic first poly gates. Further, by removing exposed portions of a charge storage layer while leaving portions of the charge storage layer protected by the two split sub-lithographic first poly gates, the method can provide two split, narrow portions of the charge storage layer, which subsequently form two split sub-lithographic charge storage nodes.Type: GrantFiled: October 17, 2007Date of Patent: November 9, 2010Assignee: Spansion LLCInventors: Minghao Shen, Shenqing Fang, Wai Lo, Christie R. K. Marrian, Chungho Lee, Ning Cheng, Fred Cheung, Huaqiang Wu
-
Patent number: 7829934Abstract: A flash memory device has a resistivity measurement pattern and method of forming the same. A trench is formed in an isolation film in a Self-Aligned Floating Gate (SAFG) scheme. The trench is buried to form a resistivity measurement floating gate. This allows the resistivity of the floating gate to be measured even in the SAFG scheme. Contacts for resistivity measurement are directly connected to the resistivity measurement floating gate. Therefore, variation in resistivity measurement values, which is incurred by the parasitic interface, can be reduced.Type: GrantFiled: July 14, 2008Date of Patent: November 9, 2010Assignee: Hynix Semiconductor Inc.Inventors: Ki Hong Yang, Sang Wook Park
-
Patent number: 7825458Abstract: A nonvolatile semiconductor memory includes a source area and a drain area provided on a semiconductor substrate with a gap which serves as a channel area, a first insulating layer, a charge accumulating layer, a second insulating layer (block layer) and a control electrode, formed successively on the channel area, and the second insulating layer is formed by adding an appropriate amount of high valence substance into base material composed of substance having a sufficiently higher dielectric constant than the first insulating layer so as to accumulate a large amount of negative charges in the block layer by localized state capable of trapping electrons, so that the high dielectric constant of the block layer and the high electronic barrier are achieved at the same time.Type: GrantFiled: March 18, 2008Date of Patent: November 2, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Tatsuo Shimizu, Koichi Muraoka, Masato Koyama, Shoko Kikuchi
-
Patent number: 7821045Abstract: Various embodiments include a substrate and a memory cell coupled to the substrate. The memory cell may include an L-shaped floating gate, a control gate, an insulation layer coupled between the control gate and the first L-shaped floating gate, and a conductive layer coupled between the substrate and the first L-shape floating gate. Other embodiments including additional apparatus, systems, and methods are disclosed.Type: GrantFiled: December 28, 2006Date of Patent: October 26, 2010Assignee: Intel CorporationInventors: Qiang Tang, Venkat Narayanan
-
Patent number: 7821055Abstract: A method of making a semiconductor device on a semiconductor layer includes forming a gate dielectric and a first layer of gate material over the gate dielectric. The first layer is etched to remove a portion of the first layer of gate material over a first portion of the semiconductor layer and to leave a select gate portion. A storage layer is formed over the select gate portion and over the first portion of the semiconductor layer. A second layer of gate material is formed over the storage layer. The second layer of gate material is etched to remove a first portion of the second layer of gate material over a first portion of the select gate portion. A portion of the first portion of the select gate is etched out to leave an L-shaped select structure. The result is a memory cell with an L-shaped select gate.Type: GrantFiled: March 31, 2009Date of Patent: October 26, 2010Assignee: Freescale Semiconductor, Inc.Inventors: Konstantin V. Loiko, Cheong M. Hong, Sung-Taeg Kang, Taras A. Kirichenko, Brian A. Winstead
-
Patent number: 7811883Abstract: A non-volatile memory transistor with a nanocrystal-containing floating gate formed by nanowires is disclosed. The nanocrystals are formed by the growth of short nanowires over a crystalline program oxide. As a result, the nanocrystals are single-crystals of uniform size and single-crystal orientation.Type: GrantFiled: May 15, 2008Date of Patent: October 12, 2010Assignee: International Business Machines CorporationInventor: Guy M. Cohen
-
Patent number: 7811884Abstract: When single crystal semiconductor layers are transposed from a single crystal semiconductor substrate (a bond wafer), the single crystal semiconductor substrate is etched selectively (this step is also referred to as groove processing), and a plurality of single crystal semiconductor layers, which are being divided in size of manufactured semiconductor elements, are transposed to a different substrate (a base substrate). Thus, a plurality of island-shaped single crystal semiconductor layers (SOI layers) can be formed over the base substrate. Further, etching is performed on the single crystal semiconductor layers formed over the base substrate, and the shapes of the SOI layers are controlled precisely by being processed and modified.Type: GrantFiled: January 25, 2010Date of Patent: October 12, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Ikuko Kawamata, Yasuyuki Arai
-
Patent number: 7808032Abstract: A floating gate memory cell's channel region (104) is at least partially located in a fin-like protrusion (110P) of a semiconductor substrate. The floating gate's top surface may come down along at least two sides of the protrusion to a level below the top (110P-T) of the protrusion. The control gate's bottom surface may also comes down to a level below the top of the protrusion. The floating gate's bottom surface may comes down to a level below the top of the protrusion by at least 50% of the protrusion's height. The dielectric (120) separating the floating gate from the protrusion can be at least as thick at the top of the protrusion as at a level (L2) which is below the top of the protrusion by at least 50% of the protrusion's height. A very narrow fin or other narrow feature in memory and non-memory integrated circuits can be formed by providing a first layer (320) and then forming spacers (330) from a second layer without photolithography on sidewalls of features made from the first layer.Type: GrantFiled: June 25, 2008Date of Patent: October 5, 2010Assignee: ProMOS Technologies Pte. Ltd.Inventors: Yue-Song He, Len Mei
-
Patent number: 7807529Abstract: Lithographically-defined spacing is used to define feature sizes during fabrication of semiconductor-based memory devices. Sacrificial features are formed over a substrate at a specified pitch having a line size and a space size defined by a photolithography pattern. Charge storage regions for storage elements are formed in the spaces between adjacent sacrificial features using the lithographically-defined spacing to fix a gate length or dimension of the charge storage regions in a column direction. Unequal line and space sizes at the specified pitch can be used to form feature sizes at less than the minimally resolvable feature size associated with the photolithography process. Larger line sizes can improve line-edge roughness while decreasing the dimension of the charge storage regions in the column direction.Type: GrantFiled: December 19, 2007Date of Patent: October 5, 2010Assignee: SanDisk CorporationInventors: Vinod Robert Purayath, George Matamis, Takashi Orimoto, James Kai
-
Publication number: 20100244118Abstract: A nonvolatile memory device comprises floating gates formed over an active region of a semiconductor substrate, isolation layers formed within respective isolation regions of the semiconductor substrate, first nitridation patterns formed on sidewalls of the floating gates, a first insulating layer, a second nitride layer, a second insulating layer, and a third nitride layer formed on an entire surface of the first nitridation patterns and the isolation layers, and control gates formed over the third nitride layer.Type: ApplicationFiled: December 30, 2009Publication date: September 30, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Kyeong Bock Lee
-
Patent number: 7799638Abstract: The invention is directed to a method for forming a memory array. The method comprises steps of providing a substrate having a charge trapping structure formed thereon. A patterned material layer is formed over the substrate and the patterned material layer having a plurality of trenches expose a portion of the charge trapping structure. Furthermore, a plurality of conductive spacers are formed on the sidewalls of the trenches of the patterned material layer respectively and a portion of the charge trapping structure at the bottom of the trenches is exposed by the conductive spacers. An insulating layer is formed over the substrate to fill up the trenches of the patterned material layer. Moreover, a planarization process is performed to remove a portion of the insulating layer until a top surface of the patterned material layer and a top surface of each of the conductive spacers are exposed.Type: GrantFiled: October 31, 2008Date of Patent: September 21, 2010Assignee: MACRONIX International Co., LtdInventors: I-Chen Yang, Yao-Wen Chang, Tao-Cheng Lu
-
Patent number: 7785954Abstract: A method of manufacturing a semiconductor memory integrated circuit intended to improve properties and reliability of its peripheral circuit includes the step of forming a tunnel oxide film (21a) in the cell array region, gate oxide film (21b) for a high-voltage circuit and gate oxide film (21c) for a low-voltage circuit both in the peripheral circuit to respectively optimum values of thickness, and covering them with a first-layer polycrystalline silicon film (22). After that, device isolation grooves (13) are formed and buried with a device isolation insulating film (14). The first-layer polycrystalline silicon film (24) is a non-doped film, and after device isolation, a second-layer polycrystalline silicon film (24) is doped with phosphorus in the cell array region to form floating gates made of the first-layer polycrystalline silicon film (22) and the second-layer polycrystalline silicon film (24).Type: GrantFiled: December 3, 2009Date of Patent: August 31, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Seiichi Mori
-
Patent number: 7781273Abstract: Disclosed are embodiments of a semiconductor structure with fins that are positioned on the same planar surface of a wafer and that have channel regions with different heights. In one embodiment the different channel region heights are accomplished by varying the overall heights of the different fins. In another embodiment the different channel region heights are accomplished by varying, not the overall heights of the different fins, but rather by varying the heights of a semiconductor layer within each of the fins. The disclosed semiconductor structure embodiments allow different multi-gate non-planar FETs (i.e., tri-gate or dual-gate FETs) with different effective channel widths to be formed of the same wafer and, thus, allows the beta ratio in devices that incorporate multiple FETs (e.g., static random access memory (SRAM) cells) to be selectively adjusted.Type: GrantFiled: May 27, 2008Date of Patent: August 24, 2010Assignee: International Business Machines CorporationInventors: Dominic J. Schepis, Huilong Zhu
-
Patent number: 7776677Abstract: In one embodiment, an EEPROM device is formed to include a metal layer having an opening therethrough. The opening overlies a portion of a floating gate of the EEPROM device.Type: GrantFiled: March 30, 2009Date of Patent: August 17, 2010Assignee: Semiconductor Components Industries, LLCInventors: John J. Naughton, Matthew Tyler
-
Patent number: 7778073Abstract: Embodiments of the present invention relate generally to integrated circuits and methods for manufacturing an integrated circuit. In an embodiment of the invention, an integrated circuit having a memory cell is provided. The memory cell may include a trench in a carrier, a charge trapping layer structure in the trench, the charge trapping layer structure comprising at least two separate charge trapping regions, electrically conductive material at least partially filled in the trench, and source/drain regions next to the trench.Type: GrantFiled: October 15, 2007Date of Patent: August 17, 2010Assignee: Qimonda AGInventors: Josef Willer, Franz Hofmann, Detlev Richter, Nicolas Nagel
-
Patent number: 7776712Abstract: There is provided a crystalline TFT in which reliability comparable to or superior to a MOS transistor can be obtained and excellent characteristics can be obtained in both an on state and an off state. A gate electrode of the crystalline TFT is formed of a laminate structure of a first gate electrode made of a semiconductor material and a second gate electrode made of a metal material. An n-channel TFT includes an LDD region, and a region overlapping with the gate electrode and a region not overlapping with the gate electrode are provided, so that a high electric field in the vicinity of a drain is relieved, and at the same time, an increase of an off current is prevented.Type: GrantFiled: May 2, 2007Date of Patent: August 17, 2010Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Shunpei Yamazaki, Hisashi Ohtani, Hideomi Suzawa, Toru Takayama
-
Patent number: 7776687Abstract: A semiconductor device has a gate contact structure, including a semiconductor substrate, a polycrystalline silicon layer used as a gate electrode of a transistor, a middle conductive layer, a top metal layer having an opening exposing the polycrystalline silicon layer, and a contact plug directly contacting the polycrystalline silicon layer through the opening.Type: GrantFiled: May 3, 2007Date of Patent: August 17, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Seok Kang, Yoo-Cheol Shin, Jung-Dal Choi, Jong-Sun Sel, Ju-Hyung Kim, Sang-Hun Jeon
-
Publication number: 20100203716Abstract: A method of fabricating a semiconductor device having a dual gate allows for the gates to have a wide variety of threshold voltages. The method includes forming a gate insulation layer, a first capping layer, and a barrier layer in the foregoing sequence across a first region and a second region on a substrate, exposing the gate insulation layer on the first region by removing the first capping layer and the barrier layer from the first region, forming a second capping layer on the gate insulation layer in the first region and on the barrier layer in the second region, and thermally processing the substrate on which the second capping layer is formed. The thermal processing causes material of the second capping layer to spread into the gate insulation layer in the first region and material of the first capping layer to spread into the gate insulation layer in the second region. Thus, devices having different threshold voltages can be formed in the first and second regions.Type: ApplicationFiled: October 16, 2009Publication date: August 12, 2010Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hoon-joo Na, Yu-gyun Shin, Hong-bae Park, Hag-ju Cho, Sug-hun Hong, Sang-jin Hyun, Hyung-seok Hong
-
Patent number: 7772654Abstract: Nonvolatile memory devices and methods of fabricating the same are provided. A semiconductor substrate is provided having a cell field region and a high-voltage field region. Device isolation films are provided on the substrate. The device isolation films define active regions of the substrate. A cell gate-insulation film and a cell gate-conductive film are provided on the cell field region of the substrate including the device isolation films. A high-voltage gate-insulation film and a high-voltage gate-conductive film are provided on the high-voltage field region of the substrate including the device isolation films. The device isolation film on the high-voltage field region of the substrate is at least partially recessed to provide a groove therein.Type: GrantFiled: March 28, 2006Date of Patent: August 10, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Yoo-Cheol Shin, Jung-Dal Choi
-
Patent number: 7767567Abstract: Gate stacks of an array of memory cells and a plurality of select transistors are formed above a carrier, the gate stacks being separated by spacers. An opening is formed between the spacers in an area that is provided for a source line. A sacrificial layer is applied to fill the opening and is subsequently patterned. Interspaces are filled with a planarizing layer of dielectric material. The residues of the sacrificial layer are removed and an electrically conductive material is applied to form a source line.Type: GrantFiled: September 29, 2006Date of Patent: August 3, 2010Assignee: Qimonda AGInventors: Josef Willer, Franz Hofmann
-
Patent number: 7763512Abstract: The present invention provides a method for manufacturing a floating gate type semiconductor device on a substrate having a surface (2), and a device thus manufactured. The method comprises:—forming, on the substrate surface, a stack comprising an insulating film (4), a first layer of floating gate material (6) and a layer of sacrificial material (8),—forming at least one isolation zone (18) through the stack and into the substrate (2), the first layer of floating gate material (6) thereby having a top surface and side walls (26),—removing the sacrificial material (8), thus leaving a cavity (20) defined by the isolation zones (18) and the top surface of the first layer of floating gate material (6), and filling the cavity (20) with a second layer of floating gate material (22), the first layer of floating gate material (6) and the second layer of floating gate material (22) thus forming together a floating-gate (24).Type: GrantFiled: July 18, 2008Date of Patent: July 27, 2010Assignee: NXP B.V.Inventors: Robertus Theodorus Fransiscus Van Schaijk, Michiel Jos Van Duuren
-
Publication number: 20100184283Abstract: A method of manufacturing a flash memory device comprises forming a gate insulating layer on a semiconductor substrate, forming silicon seed crystals on a surface of the gate insulating layer by reacting a nitrogen or oxygen atmosphere gas and a silicon source gas, forming a first layer for a floating gate over the gate insulating layer and the silicon seed crystals by increasing an amount of the silicon source gas, and forming a second layer for a floating gate on the first layer for a floating gate.Type: ApplicationFiled: December 28, 2009Publication date: July 22, 2010Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Jae Mun Kim
-
Patent number: 7759242Abstract: A method of fabricating an integrated circuit, including the steps of forming a first mask layer in the form of a hard mask layer including a plurality of first openings and a second mask layer with at least one second opening which at least partially overlaps with one of the first openings, wherein the at least one second opening is generated lithographically; and at least two neighboring first openings are distanced from each other with a center to center pitch smaller than the resolution limit of the lithography used for generating the second opening.Type: GrantFiled: August 22, 2007Date of Patent: July 20, 2010Assignee: Qimonda AGInventors: Steffen Meyer, Rolf Weis, Burkhard Ludwig, Christoph Noelscher
-
Patent number: 7759195Abstract: A semiconductor device comprises a first transistor having a composite gate structure containing a lamination of a first polycrystalline silicon film, an interlayer insulating film, and a second polycrystalline silicon film; and a second transistor having a single gate structure containing a lamination of a third polycrystalline silicon film and a fourth polycrystalline silicon film, wherein the first polycrystalline silicon film and the third polycrystalline silicon film have substantially the same thickness; the first polycrystalline silicon film and the third polycrystalline silicon film have different impurity concentrations controlled independently of each other; the second polycrystalline silicon film and the fourth polycrystalline silicon film have substantially the same thickness, and the second polycrystalline silicon film, the fourth polycrystalline silicon film, and the third polycrystalline silicon film have substantially the same impurity concentration.Type: GrantFiled: October 20, 2008Date of Patent: July 20, 2010Inventor: Katsuki Hazama
-
Patent number: 7749836Abstract: A method for manufacturing a nonvolatile semiconductor memory device including: forming a first and a second stacked gate structures, each of which including a first polysilicon layer formed on a silicon substrate via a gate insulator, an inter-gate insulator formed on the first polysilicon layer, a second polysilicon layer formed on the inter-gate insulator, and a cap layer formed on the second polysilicon layer, respectively; forming a interlayer insulator between the first and the second stacked gate structures, the interlayer insulator covering upper surfaces of the cap layer; planarizing the interlayer insulator by using the cap layers as a stopper; removing the cap layers so that the second polysilicon layers are exposed; masking the exposed second polysilicon layer of the first stacked gate structure by a photoresist film; removing the second polysilicon layer and the inter-gate insulator of the second stacked gate structure so that the first polysilicon layer of the second stacked gate structure is exType: GrantFiled: September 25, 2008Date of Patent: July 6, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Seiichi Aritome
-
Patent number: 7741717Abstract: A metal line of a semiconductor device comprising contact plugs, a plurality of first trenches, first metal lines, a plurality of second trenches, and second metal lines. The contact plugs are formed over a semiconductor substrate and are insulated from each other by a first insulating layer. The plurality of first trenches are formed in the first insulating layer and are connected to first contact plugs of the contact plugs. The first metal lines are formed within the first trenches and are connected to the first contact plugs. The plurality of second trenches are formed over the first metal lines and the first insulating layer and comprise a second insulating layer connected to second contact plugs of the contact plugs. The second metal lines are formed within the second trenches and are connected to the second contact plugs.Type: GrantFiled: June 29, 2007Date of Patent: June 22, 2010Assignee: Hynix Semiconductor, Inc.Inventors: Young Ok Hong, Dong Hwan Lee
-
Patent number: 7737483Abstract: A plug is formed by depositing a first material to partially fill an opening, leaving an unfilled portion with a lower aspect ratio than the original opening. A second material is then deposited to fill the remaining portion of the opening. The first material has good filling characteristics but has higher resistivity than the second material. The second material has low resistivity to give the plug low resistance.Type: GrantFiled: December 6, 2005Date of Patent: June 15, 2010Assignee: SanDisk CorporationInventor: Masaaki Higashitani
-
Patent number: 7732261Abstract: In a memory cell array on a main surface of a semiconductor substrate, a floating gate electrode for accumulating charges for information is arranged. The floating gate electrode is covered with a cap insulating film and a pattern of a first insulating film formed thereon. Further, over the entire main surface of the semiconductor substrate, a second insulating film is deposited so that it covers the pattern of the first insulating film and a gate electrode. The second insulating film is formed by a silicon nitride film formed by a plasma CVD method. The first insulating film is formed by a silicon nitride film formed by a low-pressure CVD method. By the provision of such a first insulating film, it is possible to suppress or prevent water or hydrogen ions from diffusing to the floating gate electrode, and therefore, the data retention characteristics of a flash memory can be improved.Type: GrantFiled: June 12, 2008Date of Patent: June 8, 2010Assignee: Renesas Technology Corp.Inventors: Kazuyoshi Shiba, Hideyuki Yashima
-
Patent number: 7732275Abstract: A string of nonvolatile memory cells connected in series includes fixed charges located between floating gates and the underlying substrate surface. Such a fixed charge affects distribution of charge carriers in an underlying portion of the substrate and thus affects threshold voltage of a device. A fixed charge layer may extend over source/drain regions also.Type: GrantFiled: March 29, 2007Date of Patent: June 8, 2010Assignee: SanDisk CorporationInventors: Takashi Orimoto, George Matamis, Henry Chien, James Kai
-
Patent number: 7727840Abstract: Methods of forming integrated circuit devices are provided. A first mask layer is formed overlying a first portion of a semiconductor substrate. The first mask layer further overlies a second mask layer overlying a second portion of the semiconductor substrate. The first mask layer overlying the first portion of the semiconductor substrate is patterned to define areas for removal of one or more layers of material interposed between the semiconductor substrate and the first mask layer. Portions of the one or more layers of material exposed by the patterned first mask layer are removed to define elements of the integrated circuit device overlying the first portion of the semiconductor substrate.Type: GrantFiled: July 13, 2007Date of Patent: June 1, 2010Assignee: Micron Technology, Inc.Inventor: Mark S. Korber
-
Patent number: 7714378Abstract: In a method for manufacturing a semiconductor device, an oxide layer, a first polysilicon layer, and a second polysilicon layer are sequentially provided on a substrate. A first hard mask pattern is provided on the second polysilicon layer. The oxide layer, the first polysilicon layer, and the second polysilicon layer are patterned using the first hard mask pattern as a mask to form a lower gate structure including an oxide pattern, a first polysilicon pattern, and a second polysilicon pattern. The lower gate structure is etched to provide an oxidation layer on sidewalls of the lower gate structure. An insulating layer is provided on the lower gate structure including the oxidation layer. The first hard mask pattern is removed to form a first opening in the insulating layer, the first opening exposing the second polysilicon pattern. A metal pattern is formed in the first opening on the second polysilicon pattern, the second polysilicon pattern having the oxidation layer on sidewalls thereof.Type: GrantFiled: July 17, 2006Date of Patent: May 11, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Tae-kyung Kim, Jeong-hyuk Choi
-
Patent number: 7714373Abstract: There is disclosed a semiconductor device including a plurality of memory cell transistors, each memory cell transistor including a floating gate electrode isolated from each other via an isolation insulating film every memory cell transistor, an inter-electrode insulating film comprising a HfxAl1-xOy film (0.8?x?0.95) formed on the floating gate electrode, and a control gate electrode formed on the inter-electrode insulating film, wherein the memory cell transistors are arrayed to form a memory cell array.Type: GrantFiled: July 5, 2007Date of Patent: May 11, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Katsuaki Natori, Masayuki Tanaka, Katsuyuki Sekine, Hirokazu Ishida, Masumi Matsuzaki, Yoshio Ozawa
-
Patent number: 7709962Abstract: A layout structure is provided with a conducting line extending in a conducting line direction, the conducting line being arranged within a substrate area, a fill element being arranged within the substrate area at a predetermined distance from the conducting line, the fill element having a fill element axis extending perpendicularly to a side of the fill element in a fill element direction, an angle between the conducting line direction and the fill element direction being greater than 0° and smaller than 90°.Type: GrantFiled: October 27, 2006Date of Patent: May 4, 2010Assignee: Infineon Technologies AGInventors: Alexander Nielsen, Bernhard Dobler, Georg Georgakos
-
Patent number: 7709315Abstract: An interface between a bottom oxide film and a silicon nitride film in a neighborhood of a bottom part of a select gate is located at a position as high as or higher than that of an interface between a silicon substrate (p-type well) and a gate insulating film (d?0) Further, the gate insulating film and the bottom oxide film are successively and smoothly jointed in the neighborhood of the bottom part of the select gate. By this configuration, localization in a distribution of electrons injected into the silicon nitride film in the writing is mitigated and electrons to be left unerased by hot-hole erasing are reduced. Therefore, not only the increase ratio of the electrons left unerased in the writing can be reduced, but also the problem in which the threshold voltage does not decrease to the predetermined voltage in the deletion can be suppressed.Type: GrantFiled: July 5, 2007Date of Patent: May 4, 2010Assignee: Renesas Technology Corp.Inventors: Naoki Tega, Hiroshi Miki, Yasuhiro Shimamoto, Digh Hisamoto, Tetsuya Ishimaru
-
Publication number: 20100105199Abstract: A method of manufacturing a non-volatile semiconductor memory device is provided which overcomes a problem of penetration of implanted ions due to the difference of optimal gate height in simultaneous formation of a self-align split gate type memory cell utilizing a side wall structure and a scaled MOS transistor. A select gate electrode to form a side wall in a memory area is formed to be higher than that of the gate electrode in a logic area so that the height of the side wall gate electrode of the self-align split gate memory cell is greater than that of the gate electrode in the logic area. Height reduction for the gate electrode is performed in the logic area before gate electrode formation.Type: ApplicationFiled: January 5, 2010Publication date: April 29, 2010Inventors: Kan Yasui, Digh Hisamoto, Tetsuya Ishimaru, Shin-Ichiro Kimura
-
Patent number: 7704832Abstract: Non-volatile memory and integrated memory and peripheral circuitry fabrication processes are provided. Sets of charge storage regions, such as NAND strings including multiple non-volatile storage elements, are formed over a semiconductor substrate using a layer of charge storage material such as a first layer of polysilicon. An intermediate dielectric layer is provided over the charge storage regions. A layer of conductive material such as a second layer of polysilicon is deposited over the substrate and etched to form the control gates for the charge storage regions and the gate regions of the select transistors for the sets of storage elements. The first layer of polysilicon is removed from a portion of the substrate, facilitating fabrication of the select transistor gate regions from only the second layer of polysilicon. Peripheral circuitry formation is also incorporated into the fabrication process to form the gate regions for devices such as high voltage and logic transistors.Type: GrantFiled: March 28, 2008Date of Patent: April 27, 2010Assignee: SanDisk CorporationInventors: James Kai, Tuan Pham, Masaaki Higashitani, George Matamis, Takashi Orimoto
-
Patent number: 7705473Abstract: An integrated circuit having an integrated circuit die and at least one height-sensing pad disposed on a top surface of the integrated circuit die and electrically isolated from the die circuitry. At least one bond pad is disposed on a top surface of the integrated circuit die and electrically connected to the die circuitry. The at least one bond pad is configured for wire-bonding to a lead of a leadframe utilizing a height coordinate of the at least one height-sensing pad.Type: GrantFiled: March 21, 2006Date of Patent: April 27, 2010Assignee: Agere Systems Inc.Inventors: Sean Lian, Vivian Ryan, Debra Louise Yencho
-
Patent number: 7700427Abstract: Embodiments of the invention relate generally to a method for manufacturing an integrated circuit, a method for manufacturing a cell arrangement, an integrated circuit, a cell arrangement, and a memory module. In an embodiment of the invention, a method for manufacturing an integrated circuit having a cell arrangement is provided, including forming at least one semiconductor fin structure having an area for a plurality of fin field effect transistors, wherein the area of each fin field effect transistor includes a first region having a first fin structure width, a second region having a second fin structure width, wherein the second fin structure width is smaller than the first fin structure width. Furthermore, a plurality of charge storage regions are formed on or above the second regions of the semiconductor fin structure.Type: GrantFiled: June 13, 2007Date of Patent: April 20, 2010Assignee: Qimonda AGInventors: Michael Specht, Franz Hofmann, Wolfgang Roesner, Guerkan Ilicali
-
Patent number: 7700419Abstract: An insulated gate silicon nanowire transistor amplifier structure is provided and includes a substrate formed of dielectric material. A patterned silicon material may be disposed on the substrate and includes at least first, second and third electrodes uniformly spaced on the substrate by first and second trenches. A first nanowire formed in the first trench operates to electrically couple the first and second electrodes. A second nanowire formed in the second trench operates to electrically couple the second and third electrodes. First drain and first source contacts may be respectively disposed on the first and second electrodes and a first gate contact may be disposed to be capacitively coupled to the first nanowire. Similarly, second drain and second source contacts may be respectively disposed on the second and third electrodes and a second gate contact may be disposed to be capacitively coupled to the second nanowire.Type: GrantFiled: August 14, 2008Date of Patent: April 20, 2010Assignee: The United States of America as represented by the Secretary of the Air ForceInventors: Abul F Anwar, Richard T. Webster
-
Patent number: 7700437Abstract: In a non-volatile memory device with a buried control gate, the effective channel length of the control gate is increased to restrain punchthrough, and a region for storing charge is increased for attaining favorably large capacity. A method of fabricating the memory device includes forming the control gate within a trench formed in a semiconductor substrate, and forming charge storing regions in the semiconductor substrate on both sides of the control gate in a self-aligning manner, thereby allowing for multi-level cell operation.Type: GrantFiled: July 31, 2008Date of Patent: April 20, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-chul Kim, Geum-jong Bae, In-wook Cho, Byoung-jin Lee, Jin-hee Kim
-
Patent number: 7691710Abstract: A select gate structure for a non-volatile storage system include a select gate and a coupling electrode which are independently drivable. The coupling electrode is adjacent to a word line in a NAND string and has a voltage applied which reduces gate induced drain lowering (GIDL) program disturb of an adjacent unselected non-volatile storage element. In particular, an elevated voltage can be applied to the coupling electrode when the adjacent word line is used for programming. A reduced voltage is applied when a non-adjacent word line is used for programming. The voltage can also be set based on other programming criterion. The select gate is provided by a first conductive region while the coupling electrode is provided by a second conductive region formed over, and isolated from, the first conductive region.Type: GrantFiled: October 17, 2006Date of Patent: April 6, 2010Assignee: Sandisk CorporationInventors: Nima Mokhlesi, Masaaki Higashitani
-
Patent number: 7687346Abstract: A semiconductor integrated circuit device includes first, second gate electrodes, first, second diffusion layers, contact electrodes electrically connected to the first diffusion layers, a first insulating film which has concave portions between the first and second gate electrodes and does not contain nitrogen as a main component, a second insulating film which is formed on the first insulating film and does not contain nitrogen as a main component, and a third insulating film formed on the first diffusion layers, first gate electrodes, second diffusion layers and second gate electrodes with the second insulating film disposed therebetween in a partial region. The second insulating film is formed to fill the concave portions and a portion between the first and second gate electrodes has a multi-layered structure containing at least the first and second insulating films.Type: GrantFiled: November 20, 2007Date of Patent: March 30, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Toshitake Yaegashi, Yoshio Ozawa
-
Patent number: 7687345Abstract: Disclosed are a flash memory device having a silicon-oxide-nitride-oxide-silicon (SONOS) structure and a method of manufacturing the same. The flash memory device includes source and drain diffusion regions separated from each other on opposite sides of a trench in an active region of a semiconductor substrate, a control gate inside the trench and protruding upward from the substrate, a charge storage layer between the control gate and an inner wall of the trench, and a pair of insulating spacers formed on opposite sidewalls of the control gate with the charge storage layer therebetween. Here, the charge storage layer has an oxide-nitride-oxide (ONO) structure. Further, the depth of the trench from the surface of the substrate is greater than that of each of the source and drain diffusion regions.Type: GrantFiled: December 26, 2006Date of Patent: March 30, 2010Assignee: Dongbu Electronics Co., Ltd.Inventor: Sang Bum Lee
-
Patent number: 7682906Abstract: A method of manufacturing a non-volatile memory device includes forming a tunnel isolation layer forming a tunnel isolation layer on a substrate, forming a conductive pattern on the tunnel isolation layer, forming a lower silicon oxide layer on the conductive pattern, treating a surface portion of the lower silicon oxide layer with a nitridation treatment to form a first silicon oxynitride layer on the lower silicon oxide layer, forming a metal oxide layer on the first silicon oxynitride layer, forming an upper silicon oxide layer on the metal oxide layer, and forming a conductive layer on the upper silicon oxide layer.Type: GrantFiled: October 10, 2007Date of Patent: March 23, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Young-Geun Park, Han-Mei Choi, Seung-Hwan Lee, Sun-Jung Kim, Se-Hoon Oh, Young-Sun Kim
-
Patent number: 7682905Abstract: A method of forming a sub-lithographic charge storage element on a semiconductor substrate is provided. The method can involve providing first and second layers on a semiconductor substrate, a thickness of the first layer being larger than a thickness of the second layer; forming a spacer adjacent a side surface of the first layer and on a portion of an upper surface of the second layer; and removing an exposed portion of the second layer that is not covered by the spacer. By removing the exposed portion of the second layer while leaving a portion of the second layer that is protected by the spacer, the method can make a sub-lithographic charge storage element from the remaining portion of the second layer on the semiconductor substrate.Type: GrantFiled: May 9, 2007Date of Patent: March 23, 2010Assignee: Spansion LLCInventor: Suketu Arun Parikh
-
Patent number: 7679127Abstract: A semiconductor device including a semiconductor substrate; a first gate insulating film formed on the semiconductor substrate; a first gate electrode layer formed on the first gate insulating film; an element isolation insulating film formed so as to isolate a plurality of the first gate electrode layers; a second gate insulating film layer formed so as to cover upper surfaces of the plurality of first gate electrode layers and the element isolation insulating films; and a second gate electrode layer formed on the second gate insulating film layer; and the second gate insulating film layer includes a NONON stacked film structure and a nitride film layer contacting the first gate electrode layer and constituting a lowermost layer of the NONON stack film structure is separated at a portion interposing the plurality of neighboring first gate electrode layers.Type: GrantFiled: June 27, 2007Date of Patent: March 16, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Junichi Shiozawa, Takeo Furuhata, Akiko Sekihara
-
Patent number: 7679126Abstract: A non-volatile memory device (e.g., a split gate type device) and a method of manufacturing the same are disclosed. The memory device includes an active region on a semiconductor substrate, a pair of floating gates above the active region, a charge storage insulation layer between each floating gate and the active region, a pair of wordlines over the active region and partially overlapping the floating gates, respectively, and a gate insulation film between each wordline and the active region. The method may prevent or reduce the incidence of conductive stringers on the active region between the floating gates, to thereby improve reliability of the memory devices and avoid the active region resistance from being increased due to the stringer.Type: GrantFiled: September 5, 2006Date of Patent: March 16, 2010Assignee: Dongbu Electronics Co., Ltd.Inventor: Jin Hyo Jung
-
Patent number: 7678650Abstract: Example embodiments provide a nonvolatile memory device and a method of manufacturing the same. A floating gate electrode of the nonvolatile memory device may have a cross-shaped section as taken along a direction extending along a control gate electrode. The floating gate electrode may have an inverse T-shaped section as taken along a direction extending along an active region perpendicular to the control gate electrode. The floating gate electrode may include a lower gate pattern, a middle gate pattern and an upper gate pattern sequentially disposed on a gate insulation layer, in which the middle gate pattern is larger in width than the lower gate pattern and the upper gate pattern. A boundary between the middle gate pattern and the upper gate pattern may have a rounded corner.Type: GrantFiled: May 20, 2009Date of Patent: March 16, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Cha-Won Koh, Byung-Hong Chung, Sang-Gyun Woo, Jeong-Lim Nam, Seok-Hwan Oh, Jai-Hyuk Song, Hyun Park, Yool Kang