With Particular Manufacturing Method Of Gate Insulating Layer, E.g., Different Gate Insulating Layer Thicknesses, Particular Gate Insulator Materials Or Particular Gate Insulator Implants (epo) Patents (Class 257/E21.625)
-
Patent number: 7572697Abstract: A method of manufacturing flash memory devices wherein, after gate lines are formed, an HDP oxide film having at least the same height as that of a floating gate is formed between the gate lines. Spacers are formed between the remaining spaces using a nitride film. Accordingly, the capacitance between the floating gates can be lowered. After an ion implantation process is performed, spacers can be removed. It is therefore possible to secure contact margin of the device.Type: GrantFiled: May 25, 2006Date of Patent: August 11, 2009Assignee: Hynix Semiconductor Inc.Inventor: Young Ok Hong
-
Patent number: 7572719Abstract: A method of manufacturing a semiconductor device is provided. The method includes: sequentially forming an oxide layer and a nitride layer on a substrate having a gate insulating layer and a gate formed in the order named thereon; forming a spacer at both sidewalls of the gate by etching the nitride layer; forming a source region and a drain region at both sides of the spacer in the substrate; removing the oxide layer formed on the gate and the substrate; partially removing surfaces of the gate, the source region and the drain region from which the oxide layer is removed; and depositing and thermally annealing a metal layer on the surfaces of the gate, source and drain whose surfaces are partially removed, to form a salicide layer.Type: GrantFiled: December 2, 2005Date of Patent: August 11, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Kye Nam Lee
-
Patent number: 7569901Abstract: A MOS gated device is resistant to both high radiation and SEE environments. Spaced, N-type body regions are formed in the surface of a P-type substrate of a semiconductor wafer. P-type dopants are introduced into the surface within each of the channel regions to form respective source regions therein. The periphery of each of the source regions is spaced from the periphery of its respective channel region at the surface to define N-type channel regions between the spaced peripheries. A layer of gate oxide is formed over the channel areas. A doped polysilicon gate electrode is formed atop the gate oxide. A source electrode is formed atop the source regions. The MOS gated device is optimized to maintain a threshold voltage of between ?2V to ?5V for a total irradiation dose of 300 Krad while maintaining SEE withstand capability.Type: GrantFiled: October 18, 2000Date of Patent: August 4, 2009Assignee: International Rectifier CorporationInventors: Milton J. Boden, Jr., Yuan Xu
-
Patent number: 7569502Abstract: A SiOxNy gate dielectric and a method for forming a SiOxNy gate dielectric by heating a structure comprising a silicon oxide film on a silicon substrate in an atmosphere comprising NH3 and then exposing the structure to a plasma comprising a nitrogen source are provided. In one aspect, the structure is annealed after it is exposed to a plasma comprising a nitrogen source. In another aspect, a SiOxNy gate dielectric is formed in an integrated processing system by heating a structure comprising a silicon oxide film on a silicon substrate in an atmosphere comprising NH3 in one chamber of the integrated processing system and then exposing the structure to a plasma comprising a nitrogen source in another chamber of the integrated processing system.Type: GrantFiled: December 18, 2006Date of Patent: August 4, 2009Assignee: Applied Materials, Inc.Inventors: Christopher Olsen, Faran Nouri, Thai Cheng Chua
-
Patent number: 7566608Abstract: Methods of forming a zirconium hafnium oxide thin layer on a semiconductor substrate by supplying tetrakis(ethylmethylamino)zirconium ([Zr{N(C2H5)(CH3)}4], TEMAZ) and tetrakis(ethylmethylamino)hafnium ([Hf{N(C2H5)(CH3)}4], TEMAH) to a substrate are provided. The TEMAZ and the TEMAH may be reacted with an oxidizing agent. The thin layer including zirconium hafnium oxide may be used for a gate insulation layer in a gate structure, a dielectric layer in a capacitor, or a dielectric layer in a flash memory device.Type: GrantFiled: November 22, 2005Date of Patent: July 28, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Dae-Sik Choi, Kyoung-Ryul Yoon, Han-Mei Choi, Ki-Yeon Park, Seung-Hwan Lee, Sung-Tae Kim, Young-Sun Kim, Cha-Young Yoo
-
Patent number: 7564108Abstract: A MOSFET having a nitrided gate dielectric and its manufacture are disclosed. The method comprises providing a substrate and depositing a non-high-k dielectric material on the substrate. The non-high-k dielectric comprises two layers. The first layer adjacent the substrate is essentially nitrogen-free, and the second layer includes between about 1015 atoms/cm3 to about 1022 atoms/cm3 nitrogen. The MOSFET further includes a high-k dielectric material on the nitrided, non-high-k dielectric. The high-k dielectric preferably includes HfSiON, ZrSiON, or nitrided Al2O3. Embodiments further include asymmetric manufacturing techniques wherein core and peripheral integrated circuit areas are separately optimized.Type: GrantFiled: April 27, 2005Date of Patent: July 21, 2009Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Hao Wang, Ta-Wei Wang, Shang-Chih Chen, Ching-Wei Tsai
-
Patent number: 7560396Abstract: An electronic device material comprising at least an electronic device substrate and a silicon oxynitride film disposed on the substrate is provided. The silicon oxynitride film is characterized by containing nitrogen atoms in a large amount in the vicinity of the oxynitride film surface when the nitrogen content distribution in the thickness direction of the silicon oxynitride film is examined by SIMS (secondary ion mass spectrometry) analysis. By virtue of this constitution, an electronic device material comprising an oxynitride film having an excellent effect of preventing penetration of boron and having excellent gate leak properties can be obtained.Type: GrantFiled: March 31, 2003Date of Patent: July 14, 2009Assignee: Tokyo Electron LimitedInventors: Takuya Sugawara, Shigenori Ozaki, Masaru Sasaki
-
Patent number: 7557416Abstract: In a transistor adapted to suppress characteristic degradation resulting from fluorine contained in a deposited film, the concentration of fluorine contained in a gate insulating film (3) is reduced to 1.0×1020 atoms/cm3 or less. As a result, the transistor can provide excellent reliability even when it is continuously driven for a long period of time at a relatively high temperature.Type: GrantFiled: December 3, 2004Date of Patent: July 7, 2009Assignee: Sharp Kabushiki KaishaInventors: Toshihide Tsubata, Toshinori Sugihara
-
Patent number: 7553704Abstract: An antifuse element (102, 152, 252, 302, 352, 402, 602, 652, 702) and method of fabricating the antifuse element, including a substrate material (101) having an active area (106) formed in an upper surface, a gate electrode (104) having at least a portion positioned above the active area (106), and a gate oxide layer (110) disposed between the gate electrode (104) and the active area (106). The gate oxide layer (110) including the fabrication of one of a gate oxide dip (128) or a gate oxide undercut (614). During operation a voltage applied between the gate electrode (104) and the active area (106) creates a current path through the gate oxide layer (110) and a rupture of the gate oxide layer (110) in a rupture region (130). The rupture region (130) defined by the oxide structure and the gate oxide dip (128) or the gate oxide undercut (614).Type: GrantFiled: June 28, 2005Date of Patent: June 30, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Won Gi Min, Robert W. Baird, Jiang-Kai Zuo, Gordon P. Lee
-
Publication number: 20090114950Abstract: The invention relates to a semiconductor device (10) comprising a substrate (11) and a semiconductor body (1) of silicon having a semiconductor layer structure comprising, in succession, a first and a second semiconductor layer (2, 3), and having a surface region of a first conductivity type which is provided with a field effect transistor (M) with a channel of a second conductivity type, opposite to the first conductivity type, wherein the surface region is provided with source and drain regions (4A, 4B) of the second conductivity type for the field effect transistor (M) and with—interposed between said source and drain regions—a channel region (3A) with a lower doping concentration which forms part of the second semiconductor layer (3) and with a buried first-conductivity-type semiconductor region (2A), buried below the channel region (3A), with a doping concentration that is much higher than that of the channel region (3A) and which forms part of the first semiconductor layer (2).Type: ApplicationFiled: May 19, 2005Publication date: May 7, 2009Applicant: Koninklijke Philips Electronics N.V.Inventors: Prabhat Agarwal, Jan Willem Slotboom, Gerben Doornbos
-
Patent number: 7528434Abstract: The invention concerns a semiconductor component and an associated production process having a silicon-bearing layer, a praseodymium oxide layer and a mixed oxide layer arranged between the silicon-bearing layer and the praseodymium oxide layer and containing silicon, praseodymium and oxygen. It is possible because of the mixed oxide layer on the one hand to improve the capacitance of the component and on the other hand to achieve a high level of charge carrier mobility without the necessity for a silicon oxide intermediate layer.Type: GrantFiled: August 20, 2004Date of Patent: May 5, 2009Assignee: IHP GmbH - Innovations For High PerformanceInventor: Hans-Joachim Müssig
-
Patent number: 7528076Abstract: A method of manufacturing gate oxide layers with different thicknesses is disclosed. The method includes that a substrate is provided first. The substrate has a high voltage device region and a low voltage device region. Then, a high voltage gate oxide layer is formed on the substrate. Afterwards, a first wet etching process is performed to remove a portion of the high voltage gate oxide layer in the low voltage device region. Then, a second wet etching process is performed to remove the remaining high voltage gate oxide layer in the low voltage device region. The etching rate of the second wet etching process is smaller than that of the first wet etching process. Next, a low voltage gate oxide layer is formed on the substrate in the low voltage device region.Type: GrantFiled: May 11, 2007Date of Patent: May 5, 2009Assignee: United Microelectronics Corp.Inventors: Shu-Chun Chan, Jung-Ching Chen, Shyan-Yhu Wang
-
Patent number: 7528015Abstract: A tunable antifuse element (102, 202, 204, 504, 952) and method of fabricating the tunable antifuse element, including a substrate material (101) having an active area (106) formed in a surface, a gate electrode (104) having at least a portion positioned above the active area (106), and a dielectric layer (110) disposed between the gate electrode (104) and the active area (106). The dielectric layer (110) including the fabrication of one of a tunable stepped structure (127). During operation, a voltage applied between the gate electrode (104) and the active area (106) creates a current path through the dielectric layer (110) and a rupture of the dielectric layer (110) in a plurality of rupture regions (130). The dielectric layer (110) is tunable by varying the stepped layer thicknesses and the geometry of the layer.Type: GrantFiled: June 28, 2005Date of Patent: May 5, 2009Assignee: Freescale Semiconductor, Inc.Inventors: Patrice M. Parris, Weize Chen, John M. McKenna, Jennifer H. Morrison, Moaniss Zitouni, Richard J. De Souza
-
Publication number: 20090108366Abstract: Disclosed is a method to fabricate a semiconductor device, and a device fabricated in accordance with the method. The method includes providing a substrate comprised of silicon; performing a shallow trench isolation process to delineate nFET and pFET active areas and, within each active area, forming a gate structure over a surface of the substrate, the gate structure comprising in order from the surface of the substrate, a layer of high dielectric constant oxide, a layer comprised of a metal, a layer comprised of amorphous silicon, and a layer comprised of polycrystalline silicon. The layer comprised of amorphous silicon is provided to substantially prevent regrowth of the high dielectric constant oxide layer in a vertical direction during at least a deposition and processing of the polycrystalline silicon layer and/or metal layer.Type: ApplicationFiled: October 30, 2007Publication date: April 30, 2009Inventors: Tze-Chiang Chen, Bruce B. Doris, Vijay Narayanan, Vamsi Paruchuri
-
Publication number: 20090108296Abstract: An integrated circuit with devices having dielectric layers with different thicknesses. The dielectric layers include a high-k dielectric and some of the dielectric layers include an oxide layer that is formed from an oxidation process. Each device includes a layer including germanium or carbon located underneath the electrode stack of the device. A silicon cap layers is located over the layer including germanium or carbon.Type: ApplicationFiled: October 31, 2007Publication date: April 30, 2009Inventors: Gauri V. Karve, Mark D. Hall, Srikanth B. Samavedam
-
Patent number: 7524720Abstract: A method of manufacturing a semiconductor device is provided. The method includes the steps of forming a gate oxide layer including an oxide layer containing a large amount of nitrogen on a semiconductor substrate on which an input/output (I/O) region including an NMOS region and a PMOS region are defined, forming a polysilicon on the gate oxide layer, selectively removing the polysilicon on the PMOS region, selectively removing the gate oxide layer on the PMOS region, forming a pure SiO2 layer on the semiconductor substrate of the PMOS region, removing a surface oxide layer on the remaining polysilicon generated when the pure SiO2 layer is formed, and forming a gate electrode polysilicon on the entire surface including the remaining polysilicon.Type: GrantFiled: December 26, 2006Date of Patent: April 28, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Young Seong Lee
-
Patent number: 7521311Abstract: A semiconductor device and a method for fabricating the same is disclosed, in which one line is formed from a main gate to a sidewall gate, so that it is possible to scale a transistor below nano degree, and the semiconductor device includes a semiconductor substrate; a device isolation layer for dividing the semiconductor substrate into a field region and an active region; a main gate on a predetermined portion of the active region of the semiconductor substrate; a sidewall gate at both sides of the main gate on the semiconductor substrate; a main gate insulating layer between the main gate and the semiconductor substrate; a sidewall gate insulating layer between the sidewall gate and the semiconductor substrate; an insulating interlayer between the main gate and the sidewall gate; a first silicide layer on the surface of the main gate and the sidewall gate, to electrically connect the main gate with the sidewall gate; and source and drain regions at both sides of the sidewall gate in the active region of thType: GrantFiled: May 13, 2005Date of Patent: April 21, 2009Assignee: Dongbu Electronics Co., Ltd.Inventor: Jin Hyo Jung
-
Patent number: 7514316Abstract: A p-well (12) is formed on a surface of an Si substrate (11) and element isolation insulating films (13) are formed. Next, a thin SiO2 film (14a) is formed on the whole surface, and an oxide film containing a rare earth metal (for example, lanthanum (La) or yttrium (Y)) and aluminum (Al) is formed thereon as an insulating film (14b). Furthermore, a polysilicon film (15) is formed on the insulating film (14b). After that, the SiO2 film (14a) and the insulating film (14b) are allowed to react with each other by performing a heat treatment, for example, at approximately 1000° C. to form a silicate film containing the rare earth metal and Al. In a word, the SiO2 film (14a) and the insulating film (14b) are allowed to be a single silicate film.Type: GrantFiled: May 20, 2005Date of Patent: April 7, 2009Assignee: Fujitsu Microelectronics LimitedInventor: Yoshihiro Sugita
-
Patent number: 7514376Abstract: A method for manufacturing a semiconductor device is disclosed which enables to suppress decrease in the mobility in a channel region by suppressing piercing of boron through a gate insulation film which boron is ion-implanted into a gate electrode. The method for manufacturing a semiconductor device includes: a step for forming a gate insulating layer on an active region of a semiconductor substrate; a step for introducing nitrogen through the front surface of the gate insulating layer using active nitrogen; and a step for conducting an annealing treatment in an NO gas atmosphere so that the nitrogen concentration distribution in the nitrogen-introduced gate insulating layer is high on the front surface side and low on the side of the interface with the semiconductor substrate.Type: GrantFiled: April 18, 2005Date of Patent: April 7, 2009Assignee: Fujitsu Microelectronics LimitedInventor: Mitsuaki Hori
-
Patent number: 7504291Abstract: It is an object to provide an SOI device capable of carrying out body fixation and implementing a quick and stable operation. A gate insulating film (11) having a thickness of 1 to 5 nm is provided between a portion other than a gate contact pad (GP) of a gate electrode (12) and an SOI layer (3), and a gate insulating film (110) having a thickness of 5 to 15 nm is provided between the gate contact pad (GP) and the SOI layer (3). The gate insulating film (11) and the gate insulating film (110) are provided continuously.Type: GrantFiled: October 30, 2007Date of Patent: March 17, 2009Assignee: Renesas Technology Corp.Inventors: Shigenobu Maeda, Takuji Matsumoto, Toshiaki Iwamatsu, Takashi Ipposhi
-
Patent number: 7498222Abstract: A high K layer, such as aluminum oxide or hafnium oxide, may be formed with a deposition process that uses an ion implantation to damage portions of the high K material that are to be later etched. More particularly, in one implementation, a semiconductor device is manufactured by forming a first dielectric over a substrate, forming a charge storage element over the first dielectric, forming a second dielectric above the charge storage element, implantation ions into select portions of the second dielectric, and etching the ion implanted select portions of the second dielectric.Type: GrantFiled: March 9, 2006Date of Patent: March 3, 2009Assignees: Advanced Micro Devices, Inc., Spansion LLCInventors: John C. Foster, Scott Bell, Allison Holbrook, Simon S. Chan, Phillip Jones
-
Patent number: 7494879Abstract: Embodiments relate to a method for forming a gate insulating layer, which may include forming a device isolation layer being divided into a device active region and a device isolation region, growing a first oxide layer at an entire surface of the semiconductor substrate as a gate insulating layer, performing a first annealing process to form a diffusion barrier layer an interface between the first oxide layer and the device active region, etching and removing a first oxide layer and a diffusion barrier layer of the core power source wiring region by masking the input/output power source wiring region, growing a second oxide layer on the core power source wiring region, and performing a second annealing process to form an NO gate oxide layer on which an N-rich oxide layer at an interface of the core power source wiring region.Type: GrantFiled: December 26, 2006Date of Patent: February 24, 2009Assignee: Dongbu HiTek Co., Ltd.Inventor: Young Seong Lee
-
Patent number: 7482233Abstract: An IC includes both “volatile” CMOS transistors (FETs) and embedded non-volatile memory (NVM) cells, both including polysilicon gate structures, sidewall oxide layers, sidewall spacer structures, and source/drain regions. The sidewall spacers of both the NVM cells and the FETs are made up of a spacer material with local charge storage nodes that is capable of storing electrical charge (e.g., silicon-nitride with traps or oxide with silicon nanocrystals). The source/drain regions of the NVM cells omit lightly-doped drains (which are used in the CMOS FETs), and the NVM cells are formed with thinner sidewall oxide layers than the CMOS FETs to facilitate programming/erasing operations. A production method includes a modified CMOS process flow where the CMOS FET gate structures receive different source/drain diffusions and oxides than the NVM gate structures, but both receive substantially identical sidewall spacers, which are used as charge storage structures in the NVM cells.Type: GrantFiled: May 24, 2007Date of Patent: January 27, 2009Assignee: Tower Semiconductor Ltd.Inventors: Yakov Roizin, Amos Fenigstein
-
Publication number: 20090021979Abstract: Provided are a gate stack, a capacitorless dynamic random access memory (DRAM) including the gate stack and methods of manufacturing and operating the same. The gate stack for a capacitorless DRAM may include a tunnel insulating layer on a substrate, a first charge trapping layer on the tunnel insulating layer, an interlayer insulating layer on the first charge trapping layer, a second charge trapping layer on the interlayer insulating layer, a blocking insulating layer on the second charge trapping layer, and a gate electrode on the blocking insulating layer. The capacitorless DRAM may include the gate stack on the substrate, and a source and a drain in the substrate on both sides of the gate stack.Type: ApplicationFiled: January 4, 2008Publication date: January 22, 2009Inventors: Jung-hun Sung, Kwang-soo Seol, Woong-chul Shin, Sang-jin Park, Sang-moo Choi
-
Patent number: 7465630Abstract: A method for manufacturing a flash memory device including the steps of forming a gate oxide film for high voltage on the whole surface of a semiconductor substrate on which a cell region, a low voltage region and a high voltage region have been formed, etching the gate oxide film for high voltage formed in the cell region and the low voltage region by a predetermined depth, by forming photoresist patterns to expose the gate oxide film for high voltage formed in the cell region and the low voltage region, and performing a wet etching process using the photoresist patterns as an etching mask, removing the entire gate oxide film for high voltage formed in the cell region and the low voltage region, by performing a cleaning process on the resulting structure, removing the photoresist patterns, forming a floating gate electrode and a control gate electrode, by sequentially forming a tunnel oxide film, a first polysilicon film, a second polysilicon film, a dielectric film, a third polysilicon film and a metal siliType: GrantFiled: December 4, 2006Date of Patent: December 16, 2008Assignee: Hynix Semiconductor Inc.Inventor: Young Bok Lee
-
Patent number: 7465680Abstract: A plasma treatment process for increasing the tensile stress of a silicon wafer is described. Following deposition of a dielectric layer on a substrate, the substrate is lifted to an elevated position above the substrate receiving surface and exposed to a plasma treatment process which treats both the top and bottom surface of the wafer and increases the tensile stress of the deposited layer. Another embodiment of the invention involves biasing of the substrate prior to plasma treatment to bombard the wafer with plasma ions and raise the temperature of the substrate. In another embodiment of the invention, a two-step plasma treatment process can be used where the substrate is first exposed to a plasma at a processing position directly after deposition, and then raised to an elevated position where both the top and bottom of the wafer are exposed to the plasma.Type: GrantFiled: September 7, 2005Date of Patent: December 16, 2008Assignee: Applied Materials, Inc.Inventors: Xiaolin Chen, Srinivas D. Nemani, DongQing Li, Jeffrey C. Munro, Marlon E. Menezes
-
Patent number: 7462520Abstract: Provided are methods of fabricating an image sensor. Embodiments of such methods can include forming a first gate insulation layer in a first region of a semiconductor substrate and a first gate electrode layer, to cover the first gate insulation layer and forming a second gate insulation layer within a nitrogen enhanced atmosphere and a second gate electrode layer in a second region of the semiconductor substrate. The methods also include patterning the first gate electrode layer and the first gate insulation layer of the first region to form a first gate pattern and patterning the second gate electrode layer and the second gate insulation layer of the second region to form a second gate pattern.Type: GrantFiled: August 14, 2006Date of Patent: December 9, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Won-Je Park, Jae-Ho Song, Young-Hoon Park
-
Publication number: 20080299730Abstract: A compound metal comprising MOxNy which is a p-type metal having a workfunction of about 4.75 to about 5.3, preferably about 5, eV that is thermally stable on a gate stack comprising a high k dielectric and an interfacial layer is provided as well as a method of fabricating the MOxNy compound metal. Furthermore, the MOxNy metal compound of the present invention is a very efficient oxygen diffusion barrier at 1000° C. allowing very aggressive equivalent oxide thickness (EOT) and inversion layer thickness scaling below 14 ? in a p-metal oxide semiconductor (pMOS) device. In the above formula, M is a metal selected from Group IVB, VB, VIB or VIIB of the Periodic Table of Elements, x is from about 5 to about 40 atomic % and y is from about 5 to about 40 atomic %.Type: ApplicationFiled: August 12, 2008Publication date: December 4, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Alessandro C. Callegari, Michael A. Gribelyuk, Vijay Narayanan, Vamsi K. Paruchuri, Sufi Zafar
-
Publication number: 20080286928Abstract: In the chip with which a plurality of MISFET from which threshold value voltage differs is intermingled, leakage current, such as GIDL current and BTBT current, is suppressed, inhibiting the short channel effect of MISFET. The concentration of the impurity for threshold value voltage adjustment implanted to the region in which n channel type MISFET with relatively low threshold value voltage is formed is made lower than the concentration of the impurity for threshold value voltage adjustment implanted to the region in which n channel type MISFET with relatively high threshold value voltage is formed. Implantation amount of the impurity at the time of forming n? type semiconductor region 19 and punch-through stopper layer 20 in region ALTN is made larger than the implantation amount of the impurity at the time of forming n? type semiconductor region 16 and punch-through stopper layer 17 in region AHTN, respectively.Type: ApplicationFiled: April 4, 2008Publication date: November 20, 2008Inventor: Masataka MINAMI
-
Publication number: 20080280405Abstract: A semiconductor device includes a semiconductor substrate having a semiconductor layer, a gate electrode, a source region, a drain region, an element separation insulating film layer and a wiring. The gate electrode include a laminated structure having a gate insulating film formed on the semiconductor layer, a metal or a metallic compound formed on the gate insulating film and a polycrystalline silicon layer formed on the metal or metallic compound. The source region and drain region are formed on a surface portion of the semiconductor substrate and sandwich the gate electrode therebetween. The element separation insulating film layer surrounds the semiconductor layer. The wiring is in contact with the metal or metallic compound of the gate electrode.Type: ApplicationFiled: July 16, 2008Publication date: November 13, 2008Applicant: Kabushiki Kaisha ToshibaInventors: Yoshinori Tsuchiya, Masato Koyama
-
Patent number: 7446059Abstract: A semiconductor device is provided which is capable of improving its reliability by using a material having a high relative dielectric constant as a material for its gate insulating film, by suppressing degradation of an EOT (Equivalent Oxide Thickness) and by preventing crystallization of the material having a high relative dielectric constant. The semiconductor device (Field Effect Transistor) has a silicon substrate, a seed layer made up of silicon oxide, a gate insulating film made of amorphous hafnium aliminate and a gate electrode made up of polycrystalline silicon formed the gate insulating film. The gate insulating film is so formed that a hafnium concentration decreases monotonously or step by step, whereas an aluminum concentration increases monotonously or step by step along a direction of a thickness of the gate insulating film from the silicon substrate side toward the gate electrode.Type: GrantFiled: July 14, 2005Date of Patent: November 4, 2008Assignee: NEC Electronics CorporationInventor: Ichiro Yamamoto
-
Patent number: 7435651Abstract: The present invention, in one aspect, provides a method of manufacturing a microelectronics device 100 that includes depositing a first gate dielectric layer 160 over a substrate 115, subjecting the first gate dielectric layer 160 to a first nitridation process, forming a second gate dielectric layer 165 over the substrate 115 and having a thickness less than a thickness of the first gate dielectric layer 160, and subjecting the first and second gate dielectric layers 160,165 to a second nitridation process, wherein the first and second nitridation processes are different. The present invention also provides a microelectronics device 100 fabricated in accordance with the method.Type: GrantFiled: September 12, 2005Date of Patent: October 14, 2008Assignee: Texas Instruments IncorporatedInventors: Ajith Varghese, Reima T. Laaksonen, Terrence J. Riley
-
Patent number: 7422944Abstract: A semiconductor device comprises a semiconductor substrate, a first circuit formed on the substrate, and a second circuit connected to the first circuit as an input/output portion thereof and powered by a voltage higher than that for the first circuit, the first circuit including a first and a second field-effect transistor, the first drain region of the first transistor accompanying a first load capacitance, the second drain region of the second transistor accompanying a second load capacitance smaller than the first load capacitance, and the first gate insulation film of the first transistor having an average relative dielectric constant higher than that of the second gate insulation film of the second transistor, thereby realizing a high operation speed.Type: GrantFiled: November 15, 2006Date of Patent: September 9, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Mizuki Ono, Akira Nishiyama
-
Patent number: 7405120Abstract: Disclosed herein is a method of manufacturing a gate insulator and a thin film transistor (“TFT”) incorporating the gate insulator, including forming an oxygen-containing, conductive gate on a substrate; forming a gate insulator material layer on the substrate so as to cover the gate; and applying a heat treatment so as to diffuse oxygen from the oxygen-containing gate layer into the gate insulating material layer thereby forming the gate insulator.Type: GrantFiled: March 26, 2007Date of Patent: July 29, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Ho-nyeon Lee, Ick-hwan Ko
-
Patent number: 7400019Abstract: An insulating film comprising: a first barrier layer; a well layer provided; and a second barrier layer is proposed. The first barrier layer consists of a material having a first bandgap and a first relative permittivity. The well layer is provided on the first barrier layer, and consists of a material having a second bandgap smaller than the first bandgap and having a second relative permittivity larger than first relative permittivity. Discrete energy levels are formed in the well layer by a quantum effect. The second barrier layer is provided on the well layer, and consists of a material having a third bandgap larger than the second bandgap and having a third relative permittivity smaller than second relative permittivity.Type: GrantFiled: February 6, 2006Date of Patent: July 15, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Tatsuo Shimizu, Hideki Satake
-
Patent number: 7396719Abstract: A method of forming a high dielectric film using atomic layer deposition (ALD), and a method of manufacturing a capacitor having the high dielectric film, include supplying a precursor containing a metal element to a semiconductor substrate and purging a reactor; supplying an oxidizer and purging the reactor; and supplying a reaction source containing nitrogen and purging the reactor.Type: GrantFiled: June 23, 2004Date of Patent: July 8, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Kyoung-seok Kim, Hong-bae Park, Bong-hyun Kim, Sung-tae Kim, Jong-wan Kwon, Jung-hyun Lee, Ki-chul Kim, Jae-soon Lim, Gab-jin Nam, Young-sun Kim
-
Patent number: 7387921Abstract: Disclosed is a method of manufacturing a semiconductor device, comprising forming a gate electrode on a main surface of a semiconductor substrate via a gate insulating film, laminating sequentially a first insulating film with oxidation resistance and a silicon film on the main surface of the semiconductor substrate on which the gate electrode is formed, eliminating selectively the silicon film except for a side face of the gate electrode, and oxidizing the silicon film to transform it into a first silicon oxide film, eliminating the first insulating film on the main surface of the semiconductor substrate by using the first silicon oxide film as a mask, and then forming a first impurity layer on the main surface of the semiconductor substrate, laminating a sidewall insulating film thicker than the first silicon oxide film on the side face of the gate electrode on which the first silicon oxide film is formed, and forming a second impurity layer which has the same conduction type as that of the first impurity lType: GrantFiled: November 23, 2005Date of Patent: June 17, 2008Assignee: Kabushiki Kaisha ToshibaInventors: Katsunori Yahashi, Keiichi Takenaka
-
Patent number: 7378322Abstract: To improve the refresh characteristics of a semiconductor device, a gate oxide layer comprising a first oxide layer and a second oxide layer are formed on the substrate. A portion of the second oxide layer is isotropically etched using a photoresist layer pattern. A gate is formed by sequentially forming a gate conductive layer and a hard mask layer on the second oxide layer, and sequentially etching the hard mask layer, the gate conductive layer, the second oxide layer and the first oxide layer. Due to isotropic etching of the second oxide layer, the portion of the gate oxide layer corresponding to the center portion of the channel gate is thinner than the other portion of the gate oxide layer correspond to an edge of the channel gate.Type: GrantFiled: November 28, 2005Date of Patent: May 27, 2008Assignee: Hynix Semiconductor Inc.Inventor: Bo Youn Kim
-
Patent number: 7378319Abstract: A method of forming double gate dielectric layers composed of an underlying oxide layer and an overlying oxy-nitride layer is provided to prevent degradation of gate dielectric properties due to plasma-induced charges. In the method, the oxide layer is thermally grown on a silicon substrate under oxygen gas atmosphere to have a first thickness, and then the oxy-nitride layer is thermally grown on the oxide layer under nitrogen monoxide gas atmosphere to have a second thickness smaller than the first thickness. The substrate may have a high voltage area and a low voltage area, and the oxide layer may be partially etched in the low voltage area so as to have a reduced thickness. The oxy-nitride layer behaves like a barrier, blocking the inflow of the plasma-induced charges.Type: GrantFiled: December 29, 2005Date of Patent: May 27, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Yong Soo Ahn
-
Patent number: 7378358Abstract: A substrate-processing apparatus (100, 40) comprises a radical-forming unit (26) for forming the nitrogen radicals and oxygen radicals through a high-frequency plasma, a processing vessel (21) in which a substrate (W) to be processed is held, and a gas-supplying unit (30) which is connected to the radical-forming unit. The gas-supplying unit (30) controls the mixture ratio between a first raw material gas containing the nitrogen and a second raw material gas containing oxygen, and supplies a mixture gas of a desired mixture ratio to the radical-forming unit. By supplying the nitrogen radicals and oxygen radicals mixed at the controlled mixture ratio to the surface of the substrate, an insulating film having a desired nitrogen concentration is formed on the surface of the substrate.Type: GrantFiled: September 19, 2003Date of Patent: May 27, 2008Assignee: Tokyo Electron LimitedInventors: Masanobu Igeta, Shintaro Aoyama, Hiroshi Shinriki
-
Patent number: 7371670Abstract: The present invention provides a method for forming an improved dielectric layer for semiconductor devices such as gate structures and capacitors. The method utilizes a layer of (TaO)1-x(TiO)xN (x defined herein) as a substitute for SiO2, together with one or more additional procedures to minimize or prevent channel leakage and other problems that can minimize the performance of the structure.Type: GrantFiled: April 8, 2005Date of Patent: May 13, 2008Assignee: Hynix Semiconductor Inc.Inventors: Kwang-Chul Joo, Jae-Ok Kim
-
Patent number: 7368400Abstract: The present invention relates to a method for forming an oxide film in semiconductor devices. According to the present invention, after an oxide film is formed, interface trap charge and oxide trap charge can be reduced through a high-temperature thermal treatment process and a pre-treatment thermal process. Further, as an oxide film of a high quality whose trap charge is reduced is formed, reliability of a device is improved and variation in the threshold voltage is prevented.Type: GrantFiled: December 9, 2004Date of Patent: May 6, 2008Assignees: Hynix Semiconductor Inc., STMicroelectronics S.r.l.Inventor: Seung Woo Shin
-
Patent number: 7365403Abstract: A semiconductor topography is provided which includes a silicon dioxide layer with a thickness equal to or less than approximately 10 angstroms and a silicon nitride layer arranged upon the silicon dioxide layer. In addition, a method is provided which includes growing an oxide film upon a semiconductor topography in the presence of an ozonated substance and depositing a silicon nitride film upon the oxide film. In some embodiments, the method may include growing the oxide film in a first chamber at a first temperature and transferring the semiconductor topography from the first chamber to a second chamber while the semiconductor topography is exposed to a substantially similar temperature as the first temperature. In either embodiment, the method may be used to form a semiconductor device including an oxide-nitride gate dielectric having an electrical equivalent oxide gate dielectric thickness of less than approximately 20 angstroms.Type: GrantFiled: February 13, 2002Date of Patent: April 29, 2008Assignee: Cypress Semiconductor Corp.Inventor: Krishnaswamy Ramkumar
-
Patent number: 7361561Abstract: A patterned polysilicon gate is over a metal layer that is over a gate dielectric layer, which in turn is over a semiconductor substrate. A thin layer of material is conformally deposited over the polysilicon gate and the exposed metal layer and then etched back to form a sidewall spacer on the polysilicon gate and to re-expose the previously exposed portion of the metal layer. The re-exposed metal layer is etched using an etchant that is selective to the gate dielectric material and the sidewall spacer. Even though this etch is substantially anisotropic, it has an isotropic component that would etch the sidewall of the polysilicon gate but for the protection provided by the sidewall spacer. After the re-exposed metal has been removed, a transistor is formed in which the metal layer sets the work function of the gate of the transistor.Type: GrantFiled: June 24, 2005Date of Patent: April 22, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Brian J. Goolsby, Bruce E. White
-
Patent number: 7358578Abstract: Diffusion layers 2-5 are formed on a silicon substrate 1, and gate dielectric films 6, 7 and gate electrodes 8, 9 are formed on these diffusion layers 2-5 so as to be MOS transistors. Zirconium oxide or hafnium oxide is used as a major component of gate dielectric films 6, 7. Gate dielectric films 6, 7 are formed, for example, by CVD. As substrate 1, there is used one of which the surface is (111) crystal face so as to prevent diffusion of oxygen into silicon substrate 1 or gate electrodes 8, 9. In case of using a substrate of which the surface is (111) crystal face, diffusion coefficient of oxygen is less than 1/100 of the case in which a silicon substrate of which the surface is (001) crystal face is used, and oxygen diffusion is controlled. Thus, oxygen diffusion is controlled, generation of leakage current is prevented and properties are improved. There is realized a semiconductor device having high reliability and capable of preventing deterioration of characteristics concomitant to miniaturization.Type: GrantFiled: May 22, 2002Date of Patent: April 15, 2008Assignee: Renesas Technology CorporationInventors: Tomio Iwasaki, Hiroshi Moriya, Hideo Miura, Shuji Ikeda
-
Patent number: 7354830Abstract: A method of fabricating an integrated circuit is provided. A first gate dielectric portion is formed on a substrate in a first transistor region. The first gate dielectric portion includes a first high-permittivity dielectric material. The first gate dielectric portion has a first equivalent silicon oxide thickness. A second gate dielectric portion is formed on the substrate in a second transistor region. The second gate dielectric portion includes the first high-permittivity dielectric material. The second gate dielectric portion has a second equivalent silicon oxide thickness. The second equivalent silicon oxide thickness is different than the first equivalent silicon oxide thickness.Type: GrantFiled: March 16, 2006Date of Patent: April 8, 2008Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chun-Chieh Lin, Wen-Chin Lee, Chenming Hu, Shang-Chih Chen, Chih-Hao Wang, Fu-Liaog Yang, Yee-Chia Yeo
-
Patent number: 7339240Abstract: The present invention provides a method for fabricating a dual gate semiconductor device. In one aspect, the method comprises forming a nitridated, high voltage gate dielectric layer over a semiconductor substrate, patterning a photoresist over the nitridated, high voltage gate dielectric layer to expose the nitridated, high voltage dielectric within a low voltage region wherein the patterning leaves an accelerant residue on the exposed nitridated, high voltage gate dielectric layer. The method further includes subjecting the exposed nitridated, high voltage dielectric to a plasma to remove the accelerant residue.Type: GrantFiled: January 31, 2006Date of Patent: March 4, 2008Assignee: Texas Instruments IncorporatedInventors: Brian K. Kirkpatrick, Rajesh Khamankar, Malcolm J. Bevan, April Gurba, Husam N. Alshareef, Clinton L. Montgomery, Mark H. Somervell
-
Patent number: 7329568Abstract: There are provided the steps of forming, on a substrate 10, a semiconductor layer 12 to be a base of a device, forming each of electrodes 14 to be a source electrode and a drain electrode on a surface of the semiconductor layer 12 provided on the substrate, covering a surface of the substrate 10 having the electrode 14 formed thereon with a resin having an electrical insulating property, thereby forming an insulating layer 16, embossing the insulating layer 16 by using a metal mold, thereby forming an insulating resin film layer 16a on a channel of the semiconductor layer 12, and forming a gate electrode 18 on the insulating resin film layer 16a.Type: GrantFiled: June 7, 2005Date of Patent: February 12, 2008Assignee: Shinko Electric Industries Co., Ltd.Inventor: Masahiro Kyozuka
-
Patent number: 7317231Abstract: A method for making a titanium carbide layer is described. That method comprises alternately introducing a carbon containing precursor and a titanium containing precursor into a chemical vapor deposition reactor, while a substrate is maintained at a selected temperature. The reactor is operated for a sufficient time, and pulse times are selected for the carbon containing precursor and the titanium containing precursor, to form a titanium carbide layer of a desired thickness and workfunction on the substrate.Type: GrantFiled: October 19, 2005Date of Patent: January 8, 2008Assignee: Intel CorporationInventors: Matthew V. Metz, Suman Datta, Mark L. Doczy, Jack Kavalieros, Justin K. Brask, Robert S. Chau
-
Publication number: 20070296030Abstract: A method for manufacturing a semiconductor integrated circuit device including a first field effect transistor having a gate insulating film formed over a first element forming region of a main surface of a semiconductor substrate; and a second field effect transistor having a gate insulating film formed over a second element forming region of the main surface of the semiconductor substrate and made thinner than the gate insulating film of the first field effect transistor.Type: ApplicationFiled: August 31, 2007Publication date: December 27, 2007Inventors: Shoji SHUKURI, Norio Suzuki, Yasuhiro Taniguchi