Magnetic Nonvolatile Memory Structures, E.g., Mram (epo) Patents (Class 257/E21.665)
-
Patent number: 8310019Abstract: A magnetic memory device includes a magnetic tunnel junction (MTJ) structure and an electrode embedded in a dielectric structure. The MTJ structure includes a free layer. The electrode is formed of silicon-germanium and is electrically connected to the MTJ. The electrode heats the free layer to reduce the coercive force of the free layer to reduce a critical current density.Type: GrantFiled: January 30, 2012Date of Patent: November 13, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Kyungtae Nam, Sukhun Choi, Jangeun Lee, Sechung Oh, Junho Jeong
-
Patent number: 8310020Abstract: A non-volatile current-switching magnetic memory element includes a bottom electrode, a pinning layer formed on top of the bottom electrode, and a fixed layer formed on top of the pinning layer. The memory element further includes a tunnel layer formed on top of the pinning layer, a first free layer formed on top of the tunnel layer, a granular film layer formed on top of the free layer, a second free layer formed on top of the granular film layer, a cap layer formed on top of the second layer and a top electrode formed on top of the cap layer.Type: GrantFiled: April 25, 2012Date of Patent: November 13, 2012Assignee: Avalanche Technology, Inc.Inventors: Rajiv Yadav Ranjan, Parviz Keshtbod
-
Publication number: 20120280336Abstract: A magnetic element is disclosed that has a composite free layer with a FM1/moment diluting/FM2 configuration wherein FM1 and FM2 are magnetic layers made of one or more of Co, Fe, Ni, and B and the moment diluting layer is used to reduce the perpendicular demagnetizing field. As a result, lower resistance x area product and higher thermal stability are realized when perpendicular surface anisotropy dominates shape anisotropy to give a magnetization perpendicular to the planes of the FM1, FM2 layers. The moment diluting layer may be a non-magnetic metal like Ta or a CoFe alloy with a doped non-magnetic metal. A perpendicular Hk enhancing layer interfaces with the FM2 layer and may be an oxide to increase the perpendicular anisotropy field in the FM2 layer. The magnetic element may be part of a spintronic device or serve as a propagation medium in a domain wall motion device.Type: ApplicationFiled: May 4, 2011Publication date: November 8, 2012Inventors: Guenole Jan, Ru Ying Tong, Witold Kula
-
Publication number: 20120280340Abstract: A memory device includes a lower electrode formed on a substrate, and an information storage unit formed on the lower electrode. The information storage unit includes a plurality of information storage layers spaced apart from one another. Each of the plurality of information storage layers is an information unit. A method of manufacturing a memory device uses a porous film to form the plurality of information storage layers.Type: ApplicationFiled: May 2, 2012Publication date: November 8, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sun-kook Kim, Woong Choi, Seung-hoon Han, Yong-wan Jin, Sang-yoon Lee
-
Publication number: 20120280337Abstract: A MTJ in an MRAM array is disclosed with a composite free layer having a FL1/FL2/FL3 configuration where FL1 and FL2 are crystalline magnetic layers and FL3 is an amorphous NiFeX layer for improved bit switching performance. FL1 layer is CoFe which affords a high magnetoresistive (MR) ratio when forming an interface with a MgO tunnel barrier. FL2 is Fe to improve switching performance. NiFeX thickness where X is Hf is preferably between 20 to 40 Angstroms to substantially reduce bit line switching current and number of shorted bits. Annealing at 330° C. to 360° C. provides a high MR ratio of 190%. Furthermore, low Hc and Hk are simultaneously achieved with improved bit switching performance and fewer shorts without compromising other MTJ properties such as MR ratio. As a result of high MR ratio and lower bit-to-bit resistance variation, higher reading margin is realized.Type: ApplicationFiled: May 5, 2011Publication date: November 8, 2012Inventors: Wei Cao, Witold Kula
-
Publication number: 20120280338Abstract: An apparatus is provided for bidirectional writing. A stack includes a reference layer on a tunnel barrier, the tunnel barrier on a free layer, and the free layer on a metal spacer. The apparatus includes an insulating magnet. A Peltier material is thermally coupled to the insulating magnet and the stack. When the Peltier/insulating magnet interface is cooled, the insulating magnet is configured to transfer a spin torque to rotate a magnetization of the free layer in a first direction. When the Peltier/insulating magnet interface is heated, the insulating magnet is configured to transfer the spin torque to rotate the magnetization of the free layer in a second direction.Type: ApplicationFiled: May 3, 2011Publication date: November 8, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: David W. Abraham, Niladri N. Mojumder
-
Publication number: 20120276657Abstract: Embodiments of the invention generally relate to methods for fabricating devices on semiconductor substrates. More specifically, embodiments of the invention relate to methods of patterning magnetic materials. Certain embodiments described herein use a reducing chemistry containing a hydrogen gas or hydrogen containing gas with an optional dilution gas at temperatures ranging from 20 to 300 degrees Celsius at a substrate bias less than 1,000 DC voltage to reduce the amount of sputtering and redeposition. Exemplary hydrogen containing gases which may be used with the embodiments described herein include NH3, H2, CH4, C2H4, SiH4, and H2S. It has been found that patterning a magnetic tunnel junction with an oxidizer-free gas mixture comprising hydrogen maintains the integrity of the magnetic tunnel junction without producing harmful conductive residue.Type: ApplicationFiled: April 27, 2011Publication date: November 1, 2012Inventors: Olivier Joubert, Benjamin Schwarz, Jérémy Gilbert Maurice Pereira, Kevin Menguelti, Erwine Maude Pargon, Maxime Darnon
-
Publication number: 20120267733Abstract: A magnetic tunnel junction (MTJ) includes a magnetic free layer, having a variable magnetization direction; an insulating tunnel barrier located adjacent to the free layer; a magnetic fixed layer having an invariable magnetization direction, the fixed layer disposed adjacent the tunnel barrier such that the tunnel barrier is located between the free layer and the fixed layer, wherein the free layer and the fixed layer have perpendicular magnetic anisotropy; and one or more of: a composite fixed layer, the composite fixed layer comprising a dusting layer, a spacer layer, and a reference layer; a synthetic antiferromagnetic (SAF) fixed layer structure, the SAF fixed layer structure comprising a SAF spacer located between the fixed layer and a second fixed magnetic layer; and a dipole layer, wherein the free layer is located between the dipole layer and the tunnel barrier.Type: ApplicationFiled: April 25, 2011Publication date: October 25, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Guohan Hu, Janusz J. Nowak, Philip L. Troilloud, Daniel C. Worledge
-
Publication number: 20120248557Abstract: Techniques for reducing damage in memory cells are provided. Memory cell structures are typically formed using dry etch and/or planarization processes which damage certain regions of the memory cell structure. In one or more embodiments, certain regions of the cell structure may be sensitive to damage. For example, the free magnetic region in magnetic memory cell structures may be susceptible to demagnetization. Such regions may be substantially confined by barrier materials during the formation of the memory cell structure, such that the edges of such regions are protected from damaging processes. Furthermore, in some embodiments, a memory cell structure is formed and confined within a recess in dielectric material.Type: ApplicationFiled: April 4, 2011Publication date: October 4, 2012Applicant: MICRON TECHNOLOGY, INC.Inventors: Jun Liu, Gurtej Sandhu
-
Patent number: 8278123Abstract: MgO-based magnetic tunnel junction (MTJ) device includes in essence a ferromagnetic reference layer, a MgO tunnel barrier and a ferromagnetic free layer. The microstructure of MgO tunnel barrier, which is prepared by the metallic Mg deposition followed by the oxidation process or reactive sputtering, is amorphous or microcrystalline with poor (001) out-of-plane texture. In the present invention at least only the ferromagnetic reference layer or both of the ferromagnetic reference and free layer is proposed to be bi-layer structure having a crystalline preferred grain growth promotion (PGGP) seed layer adjacent to the tunnel barrier. This crystalline PGGP seed layer induces the crystallization and the preferred grain growth of the MgO tunnel barrier upon post-deposition annealing.Type: GrantFiled: March 1, 2011Date of Patent: October 2, 2012Assignee: Canon Anelva CorporationInventors: Young-suk Choi, Yuichi Otani
-
Patent number: 8278122Abstract: A method of forming an integrated circuit structure includes forming a bottom electrode layer over a substrate; forming magnetic tunnel junction (MTJ) layers over the bottom electrode layer; patterning the MTJ layers to form a MTJ stack; forming a dielectric layer covering the MTJ stack; forming an opening in the dielectric layer to expose a portion of the MTJ stack; filling the opening with a top electrode material; and performing a planarization to the top electrode material. After the step of performing the planarization, the top electrode material and the dielectric layer are patterned, wherein a first portion of the top electrode material in the opening forms a top electrode, and a second portion of the top electrode material forms a metal strip over the dielectric layer and connected to the top electrode.Type: GrantFiled: January 29, 2010Date of Patent: October 2, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jiech-Fun Lu, Shih-Chang Liu, Chia-Shiung Tsai
-
Publication number: 20120241878Abstract: A magnetic tunnel junction (MTJ) for a magnetic random access memory (MRAM) includes a magnetic free layer having a variable magnetization direction; an iron (Fe) dusting layer formed on the free layer; an insulating tunnel barrier formed on the dusting layer; and a magnetic fixed layer having an invariable magnetization direction, disposed adjacent the tunnel barrier such that the tunnel barrier is located between the free layer and the fixed layer; wherein the free layer and the fixed layer have perpendicular magnetic anisotropy and are magnetically coupled through the tunnel barrier.Type: ApplicationFiled: March 24, 2011Publication date: September 27, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Guohan Hu, Janusz J. Nowak, Philip L. Trouilloud, Daniel C. Worledge
-
Publication number: 20120241879Abstract: According to one embodiment, a semiconductor device, includes a magneto resistive element including a first magnetic layer, a first interface magnetic layer, a nonmagnetic layer, a second interface magnetic layer and a second magnetic layer as a stacked structure in order; and a metal layer including first metal atoms, second metal atoms and boron atoms, the metal layer being provided at least one region selected from under the first magnetic, between the first magnetic layer and the first interface magnetic layer, between the second interface magnetic layer and the second magnetic layer, and upper the second magnetic layer.Type: ApplicationFiled: September 16, 2011Publication date: September 27, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Daisuke IKENO, Koji Yamakawa, Katsuaki Natori, Yasuyuki Sonoda
-
Publication number: 20120241828Abstract: A method for manufacturing a semiconductor memory device includes forming a magnetic tunnel junction layer on a lower electrode, forming a spacer having an annular shape on the magnetic tunnel junction layer, forming upper electrodes on both sidewall surfaces of the annular shaped spacer, removing the spacer, and etching the magnetic tunnel junction layer by using the upper electrodes as an etch mask.Type: ApplicationFiled: December 23, 2011Publication date: September 27, 2012Inventor: Seung Hyun LEE
-
Patent number: 8273582Abstract: Disclosed herein is a method of forming electronic device having thin-film components by using trenches. One or more of thin-film components is formed by depositing a thin-film in the trench followed by processing the deposited thin-film to have the desired thickness.Type: GrantFiled: July 9, 2009Date of Patent: September 25, 2012Assignee: Crocus TechnologiesInventors: Jean Pierre Nozieres, Jason Reid
-
Patent number: 8269292Abstract: A MTJ that minimizes spin-transfer magnetization switching current (Jc) in a Spin-RAM to <1×106 A/cm2 is disclosed. The MTJ has a Co60Fe20B20/MgO/Co60Fe20B20 configuration where the CoFeB AP1 pinned and free layers are amorphous and the crystalline MgO tunnel barrier is formed by a ROX or NOX process. The capping layer preferably is a Hf/Ru composite where the lower Hf layer serves as an excellent oxygen getter material to reduce the magnetic “dead layer” at the free layer/capping layer interface and thereby increase dR/R, and lower He and Jc. The annealing temperature is lowered to about 280° C. to give a smoother CoFeB/MgO interface and a smaller offset field than with a 350° C. annealing. In a second embodiment, the AP1 layer has a CoFeB/CoFe configuration wherein the lower CoFeB layer is amorphous and the upper CoFe layer is crystalline to further improve dR/R and lower RA to ?10 ohm/?m2.Type: GrantFiled: September 15, 2009Date of Patent: September 18, 2012Assignee: MagIC Technologies, Inc.Inventors: Cheng T. Horng, Ru-Ying Tong
-
Patent number: 8268713Abstract: A method of manufacturing a nonvolatile memory device having a laminated structure in which a first magnetic material layer, a tunnel insulator film, and a second magnetic material layer are sequentially laminated, in which information is stored when an electric resistance value changes depending on a magnetization reversal state is disclosed. The method includes the steps of: sequentially forming the first magnetic material layer, the tunnel insulator film, and the second magnetic material layer; forming a mask layer on the second magnetic material layer; oxidizing a part uncovered by the mask layer of the second magnetic material layer; and reducing the oxidized part of the second magnetic material layer.Type: GrantFiled: August 27, 2010Date of Patent: September 18, 2012Assignee: Sony CorporationInventors: Hajime Yamagishi, Mitsuharu Shoji, Kiyotaka Tabuchi
-
Publication number: 20120228728Abstract: A semiconductor device in which MRAM is formed in a wiring layer A contained in a multilayered wiring layer, the MRAM having at least two first magnetization pinning layers in contact with a first wiring formed in a wiring layer and insulated from each other, a free magnetization layer overlapping the two first magnetization pinning layers in a plan view, and connected with the first magnetization pinning layers, a non-magnetic layer situated over the free magnetization layer, and a second magnetization pinning layer situated over the non-magnetic layer.Type: ApplicationFiled: February 17, 2012Publication date: September 13, 2012Inventors: Makoto UEKI, Naoya Inoue, Yoshihiro Hayashi
-
Patent number: 8264022Abstract: A semiconductor device and associated methods, the semiconductor device including a semiconductor layer including a first region and a second region, a first contact plug disposed on the semiconductor layer and electrically connected to the first region, a second contact plug disposed on the semiconductor layer and electrically connected to the second region, a conductive layer electrically connected to the first contact plug, the conductive layer having a side surface and a bottom surface, and an insulating layer disposed between the conductive layer and the second contact plug so as to insulate the conductive layer from the second contact plug, the insulating layer facing the side surface and a portion of the bottom surface of the conductive layer.Type: GrantFiled: October 28, 2009Date of Patent: September 11, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-man Yoon, Gyo-young Jin, Hyeong-sun Hong, Makoto Yoshida, Bong-soo Kim
-
Patent number: 8264052Abstract: A symmetric Spin Transfer Torque Magnetoresistive Random Access Memory (STT-MRAM) bit cell and STT-MRAM bit cell array are disclosed. The STT-MRAM bit cell includes a poly silicon layer, a magnetic tunnel junction (MTJ) storage element, and a bottom electrode (BE) plate. The storage element and bottom electrode (BE) plate are symmetric along a center line of the poly silicon layer.Type: GrantFiled: August 28, 2008Date of Patent: September 11, 2012Assignee: QUALCOMM IncorporatedInventor: William Xia
-
Publication number: 20120225499Abstract: Disclosed herein is a method of forming electronic device having thin-film components by using trenches. One or more of thin-film components is formed by depositing a thin-film in the trench followed by processing the deposited thin-film to have the desired thickness.Type: ApplicationFiled: May 10, 2012Publication date: September 6, 2012Applicant: CROCUS TECHNOLOGIESInventors: Jean Pierre Nozieres, Jason Reid
-
Publication number: 20120217598Abstract: A magnetic tunnel junction includes an amorphous ferromagnetic reference layer having a first reference layer side and an opposing second reference layer side. The first reference layer side has a greater concentration of boron than the second reference layer side. A magnesium oxide tunnel barrier layer is disposed on the second side of the amorphous ferromagnetic reference layer. The magnesium oxide tunnel barrier layer has a crystal structure. An amorphous ferromagnetic free layer is disposed on the magnesium oxide tunnel barrier layer.Type: ApplicationFiled: May 7, 2012Publication date: August 30, 2012Applicant: SEAGATE TECHNOLOGY LLCInventors: Xilin Peng, Konstantin Nikolaev, Taras Pokhil, Victor Sapazhnikov, Yonghua Chen
-
Publication number: 20120211811Abstract: A magnetic memory has a magnetic recording layer, a reference layer connected via a non-magnetic layer to the magnetic recording layer, first and second magnetization pinning layers disposed below the magnetic recording layer. The magnetic recording layer and the reference layer have a perpendicular magnetic anisotropy. The magnetic recording layer has a magnetization reversal region having a reversible magnetization and overlapping the difference layer, a first magnetization pinned region connected to a first boundary of the magnetization reversal region with the direction of the magnetization being fixed in a first direction, and a second magnetization pinned region connected to a second boundary of the magnetization reversal region with the direction of magnetization being fixed in a second direction anti-parallel to the first direction. The first and the second magnetization pinning layers fix the magnetization of the first and the second magnetization pinned regions.Type: ApplicationFiled: January 27, 2012Publication date: August 23, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Kiyokazu NAGAHARA, Eiji KARIYADA
-
Publication number: 20120205758Abstract: A magnetic element is disclosed wherein first and second interfaces of a free layer with a Hk enhancing layer and tunnel barrier, respectively, produce enhanced surface perpendicular anisotropy to lower switching current or increase thermal stability in a magnetic tunnel junction (MTJ). In a MTJ with a bottom spin valve configuration where the Hk enhancing layer is an oxide, the capping layer contacting the Hk enhancing layer is selected to have a free energy of oxide formation substantially greater than that of the oxide. The free layer may be a single layer or composite comprised of an Fe rich alloy such as Co20Fe60B20. With a thin free layer, the interfacial perpendicular anisotropy may dominate the shape anisotropy to generate a magnetization perpendicular to the planes of the layers. The magnetic element may be part of a spintronic device or serve as a propagation medium in a domain wall motion device.Type: ApplicationFiled: February 11, 2011Publication date: August 16, 2012Inventors: Guenole Jan, Ru Ying Tong, Witold Kula, Cheng Horng
-
Publication number: 20120205760Abstract: A spin toque transfer magnetic random access memory (STTMRAM) element comprises a reference layer, formed on a substrate, with a fixed perpendicular magnetic component. A junction layer is formed on top of the reference layer and a free layer is formed on top of the junction layer with a perpendicular magnetic orientation, at substantially its center of the free layer and switchable. A spacer layer is formed on top of the free layer and a fixed layer is formed on top of the spacer layer, the fixed layer has a fixed perpendicular magnetic component opposite to that of the reference layer. The magnetic orientation of the free layer switches relative to that of the fixed layer. The perpendicular magnetic components of the fixed layer and the reference layer substantially cancel each other and the free layer has an in-plane edge magnetization field.Type: ApplicationFiled: February 16, 2011Publication date: August 16, 2012Applicant: AVALANCHE TECHNOLOGY, INC.Inventors: Yuchen Zhou, Yiming Huai, Rajiv Yadav Ranjan
-
Patent number: 8236578Abstract: A process of forming an electronic device can include forming a stack including a tunnel barrier layer. The tunnel barrier layer can have a ratio of the metal atoms to oxygen atoms of greater than a stoichiometric ratio, wherein the ratio has a particular value. The process can also include forming a gettering layer having a composition capable of gettering oxygen, and depositing an insulating layer over the gettering layer. The process can further include exposing the insulating layer to a temperature of at least approximately 60° C. In one embodiment, after such exposure, a portion of the gettering layer is converted to an insulating material. In another embodiment, an electronic device can include a magnetic tunnel junction and an adjacent insulating layer lying within an opening in another insulating layer.Type: GrantFiled: January 25, 2012Date of Patent: August 7, 2012Assignee: Everspin Technologies, Inc.Inventors: Phillip G. Mather, Sanjeev Aggarwal, Brian R. Butcher, Renu W. Dave, Frederick B. Mancoff, Nicholas D. Rizzo
-
Publication number: 20120195116Abstract: According to one embodiment, a method is disclosed for manufacturing a nonvolatile memory device. The method can include forming a second stacked body, removing the second stacked body formed in a region where a first memory unit will be formed, forming a first stacked body, and removing the first stacked body formed in a region where a second memory unit will be formed. The method can include simultaneously processing the first stacked body formed in a region where the first memory unit will be formed and the second stacked body formed in a region where the second memory unit will be formed to form a memory cell of the first memory unit from the first stacked body and form a memory cell of the second memory unit from the second stacked body.Type: ApplicationFiled: September 20, 2011Publication date: August 2, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Kenji NOMA
-
Patent number: 8222075Abstract: A plurality of bit lines s arranged crossing a plurality of first word lines. A first diode is arranged at each cross point of the first word lines and the bit lines. A cathode of the first diode is connected to one of the first word lines. A first variable resistance film configuring the first diode is provided between the anodes of the first diodes and the bit lines, and configures a first memory cell together with each of the first diodes, and further, is used in common to the first diodes.Type: GrantFiled: March 17, 2009Date of Patent: July 17, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Eiji Ito
-
Patent number: 8218355Abstract: A magnetoresistive element includes an underlying layer having a cubic or tetragonal crystal structure oriented in a (001) plane, a first magnetic layer provided on the underlying layer, having perpendicular magnetic anisotropy, and having an fct structure oriented in a (001) plane, a non-magnetic layer provided on the first magnetic layer, and a second magnetic layer provided on the non-magnetic layer, and having perpendicular magnetic anisotropy. An in-plane lattice constant a1 of the underlying layer and an in-plane lattice constant a2 of the first magnetic layer satisfy the following equation in which b is a magnitude of Burgers vector of the first magnetic layer, ? is an elastic modulus of the first magnetic layer, and hc is a thickness of the first magnetic layer. |?{square root over (2)}×a1/2?a2|/a2<b×{ln (hc/b)+1}/{2?×hc×(1+?)}.Type: GrantFiled: March 24, 2009Date of Patent: July 10, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Eiji Kitagawa, Masatoshi Yoshikawa, Toshihiko Nagase, Tadaomi Daibou, Makoto Nagamine, Katsuya Nishiyama, Tatsuya Kishi, Hiroaki Yoda
-
Patent number: 8216859Abstract: To provide a manufacturing method of a semiconductor device capable of forming, as a protective film of an MTJ element, a silicon nitride film having good insulation properties without deteriorating the properties of the MTJ element. The method of the invention includes steps of forming a silicon nitride film over the entire surface including an MTJ element portion (MTJ element and an upper electrode) while using a parallel plate plasma CVD apparatus as a film forming apparatus and a film forming gas not containing NH3 but composed of SiH4/N2/helium (He). The film forming temperature is set at from 200 to 350° C. More ideally, a flow rate ratio of He to SiH4 is set at from 100 to 125.Type: GrantFiled: March 23, 2011Date of Patent: July 10, 2012Assignee: Renesas Electronics CorporationInventors: Tatsunori Murata, Mikio Tsujiuchi, Ryoji Matsuda
-
Publication number: 20120170358Abstract: Disclosed herein is an improved memory device, and related methods of manufacturing, wherein the area occupied by a conventional landing pad is significantly reduced to around 50% to 10% of the area occupied by conventional landing pads. This is accomplished by removing the landing pad from the cell structure, and instead forming a conductive via structure that provides the electrical connection from the memory stack or device in the structure to an under-metal layer. By forming only this via structure, rather than separate vias formed on either side of a landing pad, the overall width occupied by the connective via structure from the memory stack to an under-metal layer is substantially reduced, and thus the via structure and under-metal layer may be formed closer to the memory stack (or conductors associated with the stack) so as to reduce the overall width of the cell structure.Type: ApplicationFiled: November 30, 2011Publication date: July 5, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Jhon Jhy Liaw, Yu-Jen Wang, Chia-Shiung Tsai
-
Publication number: 20120153411Abstract: A semiconductor memory device includes a magnetic tunneling junction (MTJ); and a magnetic feature aligned with the MTJ and approximate the MTJ. When viewed in a direction perpendicular to the MTJ and the magnetic feature, the magnetic feature has a disk shape, and the MTJ has an elliptical shape and is positioned within the disk shape.Type: ApplicationFiled: December 15, 2010Publication date: June 21, 2012Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chwen Yu, Tien-Wei Chiang
-
Publication number: 20120146166Abstract: A manufacturing method to form a memory device includes: (1) forming a dielectric layer adjacent to a magnetic stack; (2) forming an opening in the dielectric layer; (3) applying a hard mask material adjacent to the dielectric layer to form a pillar disposed in the opening of the dielectric layer; and (4) using the pillar as a hard mask, patterning the magnetic stack to form a MRAM cell.Type: ApplicationFiled: December 13, 2010Publication date: June 14, 2012Applicant: CROCUS TECHNOLOGIESInventors: AMITAY LEVI, DAFNA BEERY
-
Patent number: 8193573Abstract: A method of repairing a nonvolatile semiconductor memory device to eliminate defects includes monitoring a memory endurance indicator for a nonvolatile semiconductor memory device contained in a semiconductor package. It is determined whether that the memory endurance indicator exceeds a predefined limit. Finally, in response to determining that the memory endurance indicator exceeds the predefined limit, the device is annealed.Type: GrantFiled: September 4, 2008Date of Patent: June 5, 2012Assignee: Rambus Inc.Inventors: Gary B. Bronner, Ming Li, Donald R. Mullen, Frederick Ware, Kevin S. Donnelly
-
Patent number: 8183652Abstract: A non-volatile current-switching magnetic memory element includes a bottom electrode, a pinning layer formed on top of the bottom electrode, and a fixed layer formed on top of the pinning layer. The memory element further includes a tunnel layer formed on top of the pinning layer, a first free layer formed on top of the tunnel layer, a granular film layer formed on top of the first free layer, a second free layer formed on top of the granular film layer, a cap layer formed on top of the second free layer, and a top electrode formed on top of the cap layer.Type: GrantFiled: April 24, 2007Date of Patent: May 22, 2012Assignee: Avalanche Technology, Inc.Inventors: Rajiv Yadav Ranjan, Parviz Keshtbod
-
Publication number: 20120122246Abstract: A method for manufacturing a magnetic memory chip device comprises the steps of: writing information in each of a plurality of magnetic memory chips formed on a silicon wafer; adhering a high magnetic permeability plate on a back face of the silicon wafer after writing information, the high magnetic permeability plate having a higher magnetic permeability than silicon and having a thickness of 50 um or more; dicing the silicon wafer into respective magnetic memory chips after adhering the high magnetic permeability plate.Type: ApplicationFiled: January 18, 2012Publication date: May 17, 2012Applicant: Renesas Electronics CorporationInventors: Kazuyuki MISUMI, Masahiro Shimizu, Tsuyoshi Koga, Tatsuhiko Akiyama, Tomohiro Murakami
-
Patent number: 8178405Abstract: A memory cell device has a bottom electrode and a top electrode, a plug of memory material in contact with the bottom electrode, and a cup-shaped conductive member having a rim that contacts the top electrode and an opening in the bottom that contacts the memory material. Accordingly, the conductive path in the memory cells passes from the top electrode through the conductive cup-shaped member, and through the plug of phase change material to the bottom electrode.Type: GrantFiled: April 7, 2010Date of Patent: May 15, 2012Assignee: Macronix International Co., Ltd.Inventors: Erh-Kun Lai, ChiaHua Ho, Kuang Yeu Hsieh
-
Publication number: 20120112297Abstract: According to one embodiment, a magnetic random access memory including a magneto resistive element, including a free layer including first metal atoms, a first metal layer on the free layer and including a first metal, a first interfacial magnetic layer on the first metal layer, a nonmagnetic layer provided on the first interfacial magnetic layer, a second interfacial magnetic layer on the nonmagnetic layer, a second metal layer on the second interfacial magnetic layer and including a second metal, and a pinned layer provided on the second metal layer and including the second metal atoms.Type: ApplicationFiled: March 16, 2011Publication date: May 10, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Koji YAMAKAWA, Katsuaki NATORI, Daisuke IKENO, Yasuyuki SONODA
-
Patent number: 8173447Abstract: A magnetoresistive element includes: a magnetization free layer having a first plane and a second plane located on the opposite side from the first plane, and having a variable magnetization direction; a magnetization pinned layer provided on the first plane side of the magnetization free layer, and having a pinned magnetization direction; a first tunnel barrier layer provided between the magnetization free layer and the magnetization pinned layer; a second tunnel barrier layer provided on the second plane of the magnetization free layer; and a non-magnetic layer provided on a plane on the opposite side of the second tunnel barrier layer from the magnetization free layer. The magnetization direction of the magnetization free layer is variable by applying current between the magnetization pinned layer and the non-magnetic layer, and a resistance ratio between the first tunnel barrier layer and the second tunnel barrier layer is in a range of 1:0.25 to 1:4.Type: GrantFiled: August 5, 2010Date of Patent: May 8, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Tomomasa Ueda, Hisanori Aikawa, Masatoshi Yoshikawa, Naoharu Shimomura, Masahiko Nakayama, Sumio Ikegawa, Keiji Hosotani, Makoto Nagamine
-
Patent number: 8168449Abstract: A method for fabricating a magnetoresistive random access memory (MRAM) includes forming a mask over a magnetic layer; forming a template on the mask; applying a diblock copolymer to the template; curing the diblock copolymer to form a first plurality of uniform shapes registered to the template; etching the mask to form a second plurality of uniform shapes; and etching the magnetic layer to form a third plurality of uniform shapes, the third plurality of uniform shapes comprising a plurality of magnetic tunnel junctions (MTJs). A diblock copolymer mask for fabricating a magnetoresistive random access memory (MRAM) includes a magnetic layer; a mask formed on the magnetic layer; a template formed on the mask; and a diblock copolymer mask comprising a plurality of uniform shapes formed on and registered to the template.Type: GrantFiled: November 4, 2009Date of Patent: May 1, 2012Assignee: International Business Machines CorporationInventor: Michael C. Gaidis
-
Patent number: 8163569Abstract: Provided are a magnetic memory device and a method of forming the same. The method may include forming a pinning pattern on a substrate; forming a first interlayer insulating layer that exposes the pinning pattern on the substrate; forming a pinned layer, a tunneling barrier layer and a second magnetic conductive layer on the pinning pattern; and forming a pinned pattern, a tunnel barrier pattern and a second magnetic conductive pattern by performing a patterning process on the pinned layer, the tunnel barrier layer and the second magnetic conductive layer.Type: GrantFiled: March 17, 2011Date of Patent: April 24, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: KyungTae Nam, Byeungchul Kim, Seung-Yeol Lee
-
Patent number: 8153485Abstract: A method for fabricating a memory is described. Word lines are provided in a first direction. Bit lines are provided in a second direction. A top electrode is formed connecting to a corresponding word line. A bottom electrode is formed connecting to a corresponding bit line. A resistive layer is formed on the bottom electrode. At least two separate L-shaped liners are formed, wherein each L-shaped liner has variable resistive materials on both ends of the L-shaped liner and each L-shaped liner is coupled between the top electrode and the resistive layer.Type: GrantFiled: June 20, 2011Date of Patent: April 10, 2012Assignee: MACRONIX International Co., Ltd.Inventors: Erh-Kun Lai, Chia-Hua Ho, Kuang-Yeu Hsieh
-
Patent number: 8148212Abstract: A plurality of nanowires is grown on a first substrate in a first direction perpendicular to the first substrate. An insulation layer covering the nanowires is formed on the first substrate to define a nanowire block including the nanowires and the insulation layer. The nanowire block is moved so that each of the nanowires is arranged in a second direction parallel to the first substrate. The insulation layer is partially removed to partially expose the nanowires. A gate line covering the exposed nanowires is formed. Impurities are implanted into portions of the nanowires adjacent to the gate line.Type: GrantFiled: November 25, 2008Date of Patent: April 3, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Moon-Sook Lee
-
Patent number: 8148709Abstract: This magnetic device integrates a magneto-resistive stack, the stack comprising at least two layers made out of a ferromagnetic material, separated from each other by a layer of non-magnetic material; and means for causing an electron current to flow perpendicular to the plane of the layers, with at least one integrated nano-contact intended to inject the current into the magneto-resistive stack. The nano-contact is made in a bilayer composed of a solid electrolyte on which has been deposited a soluble electrode composed of a metal that has been at least partially dissolved in the electrolyte.Type: GrantFiled: February 5, 2009Date of Patent: April 3, 2012Assignee: Commissariat a l'Energie AtomiqueInventors: Bertrand Delaet, Marie-Claire Cyrille, Jean-François Nodin, Véronique Sousa
-
Patent number: 8143682Abstract: Various method and system embodiments of the present invention are directed to implementing serial logic gates using nanowire-crossbar arrays with spintronic devices located at nanowire-crossbar junctions. In one embodiment of the present invention, a nanowire-crossbar array comprises a first nanowire and a number of substantially parallel control nanowires positioned so that each control nanowire overlaps the first nanowire. The nanowire-crossbar array includes a number of spintronic devices. Each spintronic device is configured to connect one of the control nanowires to the first nanowire and operate as a latch for controlling signal transmissions between the control nanowire and the first nanowire.Type: GrantFiled: October 31, 2006Date of Patent: March 27, 2012Assignee: Hewlett-Packard Development Company, L.P.Inventors: Alexandre M. Bratkovski, Wei Wu, Gregory S. Snider, R. Stanley Williams
-
Patent number: 8143683Abstract: A method of forming an integrated circuit includes forming magnetic tunnel junction (MTJ) layers; etching the MTJ layers to form a MTJ cell; and forming a dielectric capping layer on sidewalls of the MTJ cell, wherein the step of forming the dielectric capping layer is in-situ performed with the step of etching the MTJ layers.Type: GrantFiled: April 8, 2010Date of Patent: March 27, 2012Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yung-Hung Wang, Yu-Jen Wang, Mark Juang, Chia-Shiung Tsai
-
Publication number: 20120068282Abstract: To provide a semiconductor device capable of suppressing a short circuit between an upper conductive element and a lower conductive element which constitute an MRAM, and a manufacturing method of the same. There are provided a semiconductor substrate having a main surface, a magnetic tunnel junction structure located over the main surface of the semiconductor substrate and including a pin layer, a tunnel insulating layer, and a free layer, a lower insulating layer contacting a lower side surface of the magnetic tunnel junction structure, a sidewall insulating layer located over the lower insulating layer in contact with the upper side surface of the magnetic tunnel junction structure, and exposing the top surface of the magnetic tunnel junction structure, and a conductive layer contacting the top surface of the magnetic tunnel junction structure exposed from the sidewall insulating layer.Type: ApplicationFiled: July 22, 2011Publication date: March 22, 2012Inventors: Masamichi MATSUOKA, Tatsuya Fukumura, Fumihiko Nitta
-
Patent number: 8138561Abstract: A STT-RAM MTJ is disclosed with a MgO tunnel barrier formed by a NOX process, a CoFeB/FeSiO/CoFeB composite free layer with a middle nanocurrent channel layer to minimize Jc0, and a Ru capping layer to enhance the spin scattering effect and increase dR/R. Good write margin is achieved by modifying the NOX process to afford a RA less than 10 ohm-?m2 and good read margin is realized with a dR/R of >100% by annealing at 330° C. or higher to form crystalline CoFeB free layers. The NCC thickness is maintained in the 6 to 10 Angstrom range to reduce Rp and avoid Fe(Si) granules from not having sufficient diameter to bridge the distance between upper and lower CoFeB layers. A FeSiO layer may be inserted below the Ru layer in the capping layer to prevent the Ru from causing a high damping constant in the upper CoFeB free layer.Type: GrantFiled: September 18, 2008Date of Patent: March 20, 2012Assignee: MagIC Technologies, Inc.Inventors: Cheng T. Horng, Ru-Ying Tong, Chyu-Jiuh Torng, Po-Kang Wang, Robert Beach, Witold Kula
-
Patent number: 8129806Abstract: A magnetic memory device includes a magnetic tunnel junction (MTJ) structure and an electrode embedded in a dielectric structure. The MTJ structure includes a free layer. The electrode is formed of silicon-germanium and is electrically connected to the MTJ. The electrode heats the free layer to reduce the coercive force of the free layer to reduce a critical current density.Type: GrantFiled: January 12, 2010Date of Patent: March 6, 2012Assignee: Samsung Electronics Co., Ltd.Inventors: Kyungtae Nam, Sukhun Choi, Jangeun Lee, Sechung Oh, Junho Jeong
-
METHOD FOR THE REALIZATION OF A CROSSBAR ARRAY OF CROSSED CONDUCTIVE OR SEMI-CONDUCTIVE ACCESS LINES
Publication number: 20120052598Abstract: A method for making a crossbar array of crossed conductive or semi-conductive access lines on a substrate, the crossbar array including on a crossbar array insulator, in a plane parallel to the substrate, a first level of lines including a plurality of first lines parallel with each other made of a conductive or semi-conductive material; on the first level of lines, a second level of lines including a plurality of second lines parallel with each other made of a conductive or semi-conductive material, the second lines being substantially perpendicular to the first lines. The method includes forming, on the substrate, a first cavity of substantially rectangular shape; forming a second cavity of substantially rectangular shape superimposed to the first cavity, the first and second cavities intersecting each other perpendicularly so as to form a resultant cavity.Type: ApplicationFiled: June 7, 2011Publication date: March 1, 2012Applicants: Commissariat à l'énergie atomique et aux énergies alternatives, Université Joseph Fourier, Centre national de la recherche scientifiqueInventors: Julien Buckley, Karim Aissou, Thierry Baron, Gabriel Molas