Encapsulations, E.g., Encapsulating Layers, Coatings, E.g., For Protection (epo) Patents (Class 257/E23.116)
-
Publication number: 20130277856Abstract: A method for disclosing an integrated circuit embedded in a resin is disclosed. In one embodiment, stabilizing vias can be formed within the resin and can couple to corresponding pads in the integrated circuit. The stabilizing vias can be used in areas prone to failure when the combined resin/integrated circuit is stressed or undergoes some amount of displacement. In one embodiment, the stabilizing vias can be non-functional vias that do not carry electrical signals or power to or from the integrated circuit.Type: ApplicationFiled: August 17, 2012Publication date: October 24, 2013Applicant: Apple Inc.Inventor: Shawn X. ARNOLD
-
Patent number: 8558399Abstract: A dual molded multi-chip package system is provided including forming an embedded integrated circuit package system having a first encapsulation partially covering a first integrated circuit die and a lead connected thereto, mounting a semiconductor device over the first encapsulation and connected to the lead, and forming a second encapsulation over the semiconductor device and the embedded integrated circuit package system.Type: GrantFiled: April 10, 2012Date of Patent: October 15, 2013Assignee: Stats Chippac Ltd.Inventors: Kambhampati Ramakrishna, Il Kwon Shim, Seng Guan Chow
-
Patent number: 8558368Abstract: Embodiments of the present invention relate to an improved package for a bi-directional and reverse blocking battery switch. According to one embodiment, two switches are oriented side-by-side, rather than end-to-end, in a die package. This configuration reduces the total switch resistance for a given die area, often reducing the resistance enough to avoid the use of backmetal in order to meet resistance specifications. Elimination of backmetal reduces the overall cost of the die package and removes the potential failure modes associated with the manufacture of backmetal. Embodiments of the present invention may also allow for more pin connections and an increased pin pitch. This results in redundant connections for higher current connections, thereby reducing electrical and thermal resistance and minimizing the costs of manufacture or implementation of the die package.Type: GrantFiled: October 31, 2011Date of Patent: October 15, 2013Assignee: GEM Services, Inc.Inventors: Anthony Chia, Liming Wong, Hongbo Yang, Anthony C. Tsui, Hui Teng, Ming Zhou
-
Patent number: 8552556Abstract: A wafer level fan out package includes a semiconductor die having a first surface, a second surface, and a third surface. A stiffener is disposed on the third surface of the semiconductor die. A conductive via passes through the stiffener. First and second electrically conductive patterns electrically connected to the conductive via are disposed on the first and second surfaces of the semiconductor die and stiffener. Solder balls are electrically connected to the first or second electrically conductive patterns.Type: GrantFiled: November 22, 2011Date of Patent: October 8, 2013Assignee: Amkor Technology, Inc.Inventors: Jin Young Kim, Doo Hyun Park, Seung Jae Lee
-
Publication number: 20130256922Abstract: In a method for fabricating a semiconductor device, a carrier and at least one semiconductor chip are provided.Type: ApplicationFiled: March 28, 2012Publication date: October 3, 2013Applicant: Infineon Technologies AGInventors: Michael Bauer, Daniel Porwol, Ulrich Wachter
-
Publication number: 20130256857Abstract: In one embodiment, a method of forming a semiconductor package comprises providing a first die having contact regions on a top surface but not on an opposite bottom surface. A dielectric liner layer is deposited under the bottom surface of the first die. The first die is attached with the deposited dielectric liner layer to a die paddle of a substrate.Type: ApplicationFiled: March 27, 2012Publication date: October 3, 2013Applicant: Infineon Technologies AGInventors: Hermann Gruber, Joachim Mahler, Uwe Hoeckele, Anton Prueckl, Thomas Fischer, Matthias Schmidt
-
Patent number: 8546959Abstract: Disclosed is a granular resin composition for encapsulating a semiconductor used for a semiconductor device obtained by encapsulating a semiconductor element by compression molding, satisfying the following requirements (a) to (c) on condition that ion viscosity is measured with a dielectric analyzer under a measurement temperature of 175° C. and a measurement frequency of 100 10 Hz: (a) the time from the initiation of the measurement until a decrease of the ion viscosity to the lowest ion viscosity is 20 seconds or shorter; (b) the lowest ion viscosity value is not more than 6.5; and (c) the time interval between the time from the initiation of the measurement until a decrease of the ion viscosity to the lowest ion viscosity and the time from the initiation of the measurement until the ion viscosity reaching 90% of an ion viscosity value measured at 300 seconds is 10 seconds or longer.Type: GrantFiled: December 2, 2009Date of Patent: October 1, 2013Assignee: Sumitomo Bakelite Co., Ltd.Inventor: Keiichi Tsukurimichi
-
Publication number: 20130249077Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a leadframe having a mounting platform; applying an attach layer on the mounting platform; mounting an integrated circuit die on the attach layer; forming an encapsulation on the integrated circuit die and the attach layer, the mounting platform exposed from the encapsulation; and forming a terminal having a terminal protrusion from the leadframe, the terminal protrusion below a horizontal plane of the mounting platform.Type: ApplicationFiled: March 20, 2012Publication date: September 26, 2013Inventors: Byung Tai Do, Arnel Senosa Trasporto, Linda Pei Ee Chua
-
Patent number: 8541260Abstract: An exposed die overmolded flip chip package includes a substrate. A die is flip chip mounted to an upper surface of the substrate. The package further includes a mold cap filling a apace between an active surface of the die and the upper surface of the substrate. The mold cap includes a principal surface, sidewalls extending from the upper surface of the substrate to the principal surfaces, an annular surface coplanar with the inactive surface of the die and extending outward from a peripheral edge of the inactive surface of the die, and protruding surfaces extending between the principal surface and the annular surface. The mold cap does not cover the inactive surface of the die such that heat transfer from the die to the ambient environment is maximized and the package thickness is minimized.Type: GrantFiled: April 17, 2013Date of Patent: September 24, 2013Assignee: Amkor Technology, Inc.Inventors: Robert Francis Darveaux, Michael Barrow, Miguel Angel Jimarez, Jae Dong Kim, Dae Keun Park, Ki Wook Lee, Ju Hoon Yoon
-
Patent number: 8541801Abstract: A light emitting device package includes: a substrate with a mounting surface; a light emitting device bonded to the mounting surface of the substrate; a light reflecting resin part containing a high reflective material, filled on the substrate around the light emitting device so as to extend in a space between the light emitting device and the substrate; and a packing resin part hermetically sealed to cover the light emitting device and the light reflection resin part.Type: GrantFiled: December 30, 2009Date of Patent: September 24, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jin Ha Kim, Masami Nei, Seok Min Hwang, Chung Bae Jeon
-
Publication number: 20130241076Abstract: A first product may be provided that comprises a substrate having a first surface, a first side, and a first edge where the first surface meets the first side; and a device disposed over the substrate, the device having a second side, where at least a first portion of the second side is disposed within 3 mm from the first edge of the substrate. The first product may further comprise a first barrier film that covers at least a portion of the first edge of the substrate, at least a portion of the first side of the substrate, and at least the first portion of the second side of the device.Type: ApplicationFiled: March 16, 2012Publication date: September 19, 2013Applicant: Universal Display CorporationInventors: Prashant Mandlik, Ruiqing Ma, Jeff Silvernail, Julie J. Brown, Lin Han, Sigurd Wagner, Luke Walski
-
Patent number: 8535989Abstract: A reconstituted wafer includes a rigid mass with a flat surface and a base surface disposed parallel planar to the flat surface. A plurality of dice are embedded in the rigid mass. The plurality of dice include terminals that are exposed through coplanar with the flat surface. A process of forming the reconstituted wafer includes removing some of the rigid mass to expose the terminals, while retaining the plurality of dice in the rigid mass. A process of forming an apparatus includes separating one apparatus from the reconstituted wafer.Type: GrantFiled: April 2, 2010Date of Patent: September 17, 2013Assignee: Intel CorporationInventors: Robert L. Sankman, John S. Guzek
-
Patent number: 8531018Abstract: A mechanically improved component comprising a chip in a cavity and a stress-reduced attachment is specified. A component comprises an opening in a housing, an opaque cover or a mechanically flexible line connector, which is attached to two locations.Type: GrantFiled: March 17, 2011Date of Patent: September 10, 2013Assignee: Epcos AGInventor: Wolfgang Pahl
-
Patent number: 8524542Abstract: A blank and a semiconductor device include a composite panel with semiconductor chips embedded in a plastic package molding compound. The blank includes a composite panel with semiconductor chips arranged in rows and columns in a plastic package molding compound with active upper sides of the semiconductor chips forming a coplanar surface area with the upper side of the composite panel. The blank further includes an orientation indicator impressed into the plastic package molding compound when the semiconductor chips are embedded within the molding compound.Type: GrantFiled: July 24, 2012Date of Patent: September 3, 2013Assignee: Intel Mobile Communications GmbHInventors: Markus Brunnbauer, Edward Fuergut
-
Publication number: 20130200529Abstract: Semiconductor device packaging methods and structures thereof are disclosed. In one embodiment, a method of packaging semiconductor devices includes coupling a plurality of second dies to a top surface of a first die, and determining a distance between each of the plurality of second dies and the first die. The method also includes determining an amount of underfill material to dispose between the first die and each of the plurality of second dies based on the determined distance, and disposing the determined amount of the underfill material under each of the plurality of second dies.Type: ApplicationFiled: February 8, 2012Publication date: August 8, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Jing-Cheng Lin, Szu Wei Lu, I-Hsuan Peng
-
Publication number: 20130193566Abstract: An integrated circuit shielding film and a manufacturing method thereof. The manufacturing method provides a plate. A stripping glue is coated on the plate. An integrated circuit is disposed on the stripping glue and the stripping glue is deposited on the surface of the integrated circuit. A shielding film is then formed on the integrated circuit by coating operations.Type: ApplicationFiled: September 12, 2012Publication date: August 1, 2013Applicant: CHENMING MOLD IND. CORP.Inventors: Chuan-Li Cheng, Hsueh-Tsu Chang
-
Patent number: 8497166Abstract: An electronic device in which a metal wire (119) is bonded to an electronic component (111) contained in a case (110) by wire bonding and a bonding surface (121, 122) to which the metal wire (119) is bonded is covered with a synthetic resin (130) is manufactured by injecting an amount of synthetic resin (130) into the case (110) such that at least a portion of the metal wire (119) is exposed from a top surface of the synthetic resin (130); and leaving the case (110) to which the synthetic resin (130) is injected under reduced pressure so as to raise a liquid surface of the synthetic resin (130) due to the reduced pressure, and covering the metal wire (119) exposed from the top surface of the synthetic resin (130) with the synthetic resin (30, 130).Type: GrantFiled: August 24, 2010Date of Patent: July 30, 2013Assignee: Honda Motor Co., Ltd.Inventors: Hirokazu Umemura, Kenichi Fuke
-
Patent number: 8492910Abstract: A method of fabricating a chip package is provided. The chip package includes a laminate, a chip and conductive elements interposed between the chip and the laminate by which signals are transmitted among the chip and the laminate. The method includes dispensing a first underfill in a space defined between opposing faces of the chip and the laminate and dispensing a second underfill at least at a portion of an edge of the chip, the second underfill including a high aspect ratio material.Type: GrantFiled: January 26, 2012Date of Patent: July 23, 2013Assignee: International Business Machines CorporationInventors: Michael A. Gaynes, Rajneesh Kumar, Thomas E. Lombardi, Steve Ostrander
-
Publication number: 20130175704Abstract: A packaged power transistor device includes a Direct-Bonded Copper (“DBC”) substrate. Contact pads of a first lead are attached with solderless welds to a metal layer of the DBC substrate. In a first example, the solderless welds are ultrasonic welds. In a second example, the solderless welds are laser welds. A single power transistor realized on a single semiconductor die is attached to the DBC substrate. In one example, a first bond pad of the die is wire bonded to a second lead, and a second bond pad of the die is wire bonded to a third lead. The die, the wire bonds, and the metal layer of the DBC substrate are covered with an amount of plastic encapsulant. Lead trimming is performed to separate the first, second and third leads from the remainder of a leadframe, the result being the packaged power transistor device.Type: ApplicationFiled: January 5, 2012Publication date: July 11, 2013Applicant: IXYS CorporationInventors: Gi-Young Jeun, Kang Rim Choi
-
Patent number: 8476748Abstract: An exposed die overmolded flip chip package includes a substrate. A die is flip chip mounted to an upper surface of the substrate. The package further includes a mold cap filling a space between an active surface of the die and the upper surface of the substrate. The mold cap includes a principal surface, sidewalls extending from the upper surface of the substrate to the principal surface, an annular surface coplanar with the inactive surface of the die and extending outward from a peripheral edge of the inactive surface of the die, and protruding surfaces extending between the principal surface and the annular surface. The mold cap does not cover the inactive surface of the die such that heat transfer from the die to the ambient environment is maximized and the package thickness is minimized.Type: GrantFiled: October 31, 2012Date of Patent: July 2, 2013Assignee: Amkor Technology, Inc.Inventors: Robert Francis Darveaux, Michael Barrow, Miguel Angel Jimarez, Jae Dong Kim, Dae Keun Park, Ki Wook Lee, Ju Hoon Yoon
-
Patent number: 8471373Abstract: A resin-sealed semiconductor device includes a power element (1), a control element (4), a first lead frame (3) having a first die pad (3A) which holds the power element (1), a second lead frame (5) having a second die pad (5A) which holds the control element (4), and a housing (6) made of a resin material and sealing the power element, the first die pad, the control element, and the second die pad. A lower surface of the second die pad is higher than an upper surface of the first element, and at least part of the first die pad and at least part of the second die pad overlap each other when viewed from the top. One of the first leads and one of the second leads are directly joined together by a joint portion (23) and electrically coupled together in the housing.Type: GrantFiled: June 3, 2011Date of Patent: June 25, 2013Assignee: Panasonic CorporationInventors: Masanori Minamio, Shinichi Ijima
-
Patent number: 8471394Abstract: A method of manufacture of an integrated circuit packaging system includes: providing an encapsulation system having a mold chase with a buffer layer attached thereto; forming a base integrated circuit package including: providing a base substrate, connecting an exposed interconnect to the base substrate, a portion of the exposed interconnect having the buffer layer attached thereon, mounting a base component over the base substrate, and forming a base encapsulation over the base substrate and the exposed interconnect using the encapsulation system; and releasing the encapsulation system providing the portion of the exposed interconnect exposed from the base encapsulation, the exposed interconnect having characteristics of the buffer layer removed.Type: GrantFiled: October 7, 2011Date of Patent: June 25, 2013Assignee: Stats Chippac Ltd.Inventors: Ki Youn Jang, HeeJo Chi, NamJu Cho
-
Publication number: 20130154121Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a substrate; mounting an integrated circuit over the substrate, the integrated circuit having an inactive side and a non-horizontal side; mounting a mold chase having a buffer layer over the integrated circuit; forming an encapsulation between the substrate and the buffer; and removing the mold chase, leaving the encapsulation having a recess exposing a portion of the non-horizontal side.Type: ApplicationFiled: December 15, 2011Publication date: June 20, 2013Inventors: JaeHyun Lee, Ki Youn Jang, DokOk Yu
-
Patent number: 8461699Abstract: The positive tone photosensitive composition of the invention comprises an alkali-soluble resin having a phenolic hydroxyl group, a compound producing an acid by light, a thermal crosslinking agent and an acrylic resin. It is possible to provide a positive tone photosensitive composition that can be developed with an aqueous alkali solution, has sufficiently high sensitivity and resolution, and can form a resist pattern with excellent adhesiveness and thermal shock resistance.Type: GrantFiled: December 16, 2009Date of Patent: June 11, 2013Assignee: Hitachi Chemical Company, Ltd.Inventors: Hiroshi Matsutani, Takumi Ueno, Alexandre Nicolas, Yukihiko Yamashita, Ken Nanaumi, Akitoshi Tanimoto
-
Patent number: 8461698Abstract: An integrated circuit assembly (ex.—a flip chip package, a wire bond chip package) is provided which includes a substrate (ex.—a printed circuit board) and a die assembly. The die assembly includes an integrated circuit chip which is connected to the printed circuit board. Further, an external dielectric layer (ex.—a solder mask layer) of the printed circuit board is at least substantially coated with a conductive coating (ex.—a low sintering temperature, nano-particle silver coating). The conductive coating is not in contact with the die assembly and/or passive electronics which are connected to the printed circuit board, however the conductive coating is electrically connected to the printed circuit board. The conductive coating provides (ex—acts as) an external ground plane for the printed circuit board.Type: GrantFiled: September 28, 2010Date of Patent: June 11, 2013Assignee: Rockwell Collins, Inc.Inventors: Brandon C. Hamilton, Alan P. Boone, Guy N. Smith
-
Patent number: 8450153Abstract: A method for manufacturing a package comprises a first step of forming a metal pattern including a frame and a plurality of leads extending inward from the frame, a second step of molding a resin pattern including a first resin portion which holds the plurality of leads from an inner side thereof, and second resin portions which cover bottom surfaces of peripheral portions, adjacent to portions to be removed, in the plurality of leads while exposing bottom surfaces of the portions to be removed in the plurality of leads, so as to hold the plurality of leads from a lower side thereof, and a third step of cutting the plurality of leads into a plurality of first leads and a plurality of second leads by removing the portions to be removed in the plurality of leads while the resin pattern keeps holding the peripheral portions in the plurality of leads.Type: GrantFiled: June 4, 2010Date of Patent: May 28, 2013Assignee: Canon Kabushiki KaishaInventor: Koji Ono
-
Patent number: 8450840Abstract: Parylene-coated, ultra ruggedized ball grid array electronic components include a substrate with electronic components attached to one surface, and solder balls attached to a second substrate surface through openings formed in the parylene coating.Type: GrantFiled: December 27, 2010Date of Patent: May 28, 2013Assignee: TeleCommunication Systems, Inc.Inventor: Thanh Tran
-
Patent number: 8445382Abstract: A dual damascene process for forming conductive interconnects on an integrated circuit die. The process includes providing a layer (16) of porous, ultra low-k (ULK) dielectric material in which a via opening (30) is subsequently formed. A thermally degradable polymeric (“porogen”) material (42) is applied to the side wall sidewalls of the opening (30) such that the porogen material penetrates deeply into the porous ULK dielectric material (thereby sealing the pores and increasing the density thereof). Once a conductive material (36) has been provided with the opening (30) and polished back by means of chemical mechanical polishing (CMP), the complete structure is subjected to a curing step to cause the porogen material (44) with the ULK dielectric layer (16) to decompose and evaporate, thereby restoring the porosity (and low-k value) of the dielectric layer (16). Attached are a marked-up copy of the originally filed specification and a clean substitute specification in accordance with 37 C.F.R. §§1.Type: GrantFiled: March 20, 2006Date of Patent: May 21, 2013Assignee: NXP B.V.Inventor: Willem Frederik Adrianus Besling
-
Publication number: 20130119563Abstract: An anisotropic conductive film composition for bonding a semiconductor device, the composition including: a binder system including a urethane resin having a glass transition temperature of about 100° C. or higher, a radical polymerizable compound, an organic peroxide, and conductive particles.Type: ApplicationFiled: November 7, 2012Publication date: May 16, 2013Inventor: Do Hyun PARK
-
Publication number: 20130113116Abstract: A system and method for forming contacts is provided. An embodiment comprises forming the contacts on a substrate and then coining the contacts by physically shaping them using, e.g., a molding chamber. The physical shaping of the contacts may be performed using a patterned portion of the molding chamber or else by placing a patterned stencil around the contacts prior before a force is applied to physically reshape the contacts. The contacts may be reshaped into a cylindrical, oval, cuboid, or rectangular shape, for example.Type: ApplicationFiled: November 8, 2011Publication date: May 9, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Meng-Tse Chen, Wei-Hung Lin, Kuei-Wei Huang, Chih-Wei Lin, Chih Chun Chiu, Ming-Da Cheng, Chung-Shi Liu
-
Publication number: 20130113091Abstract: A method of packaging a semiconductor die includes the use of an embedded ground plane or drop-in embedded unit. The embedded unit is a single, stand-alone unit with at least one cavity. The embedded unit is placed on and within an encapsulation area of a process mounting surface. The embedded unit may have different sizes and shapes and a number of different cavities that can be placed in a predetermined position on a substrate, panel or tape during processing of semiconductor dies that are embedded into redistributed chip package (RCP) or wafer level package (WFL) panels. The embedded unit provides the functionality and design flexibility to run a number of embedded units and semiconductor dies or components having different sizes and dimensions in a single processing panel or batch and reduces die drift, movement or skew during encapsulation and post-encapsulation cure.Type: ApplicationFiled: November 9, 2011Publication date: May 9, 2013Applicant: FREESCALE SEMICONDUCTOR, INCInventors: Dominic Koey Poh Meng, Zhiwei Gong, Kesvakumar V.C. Muniandy, Weng Foong Yap
-
Patent number: 8436462Abstract: A semiconductor housing package may be provided. The semiconductor housing package may include a mold layer, a housing chip, a redistribution structure, and a housing node. The mold layer may surround and partially expose the housing chip. The redistribution structure may be electrically connected to the housing chip and may be disposed on the mold layer. The housing node may be in contact with the redistribution structures. The semiconductor housing package may be disposed on a semiconductor base package and may constitute a semiconductor package structure along with the semiconductor base package. The semiconductor package structure may be disposed on a processor-based system.Type: GrantFiled: March 25, 2011Date of Patent: May 7, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Han Kim, Sung-Woo Park, Jin-Woo Park, So-Young Lim, Jung-Hwan Kim, Kwang-Jin Bae, Pa-Lan Lee
-
Patent number: 8436481Abstract: The present invention is intended to solve the following problems with a method for fabricating a substrateless semiconductor package using an adhesive sheet as a temporary fixing supporter. A chip can be displaced from a specified position by pressure during resin encapsulation because the chip is not properly held by the adhesive sheet. If such displacement occurs, the relative positional relationship between the chip and an interconnect to be connected to a specified position in a subsequent wiring step also changes by the displacement of the chip from the specified position. Another problem is that if adhesive deposits occur during peeling of the adhesive sheet and the surface of a package is contaminated with the adhesive deposits, adhesive components left on the surface of the chip can inhibit connection between the interconnect and the chip in a subsequent wiring step.Type: GrantFiled: December 21, 2010Date of Patent: May 7, 2013Assignee: Nitto Denko CorporationInventors: Shinji Hoshino, Yukio Arimitsu, Kazuyuki Kiuchi, Akihisa Murata
-
Patent number: 8426955Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a stack board; connecting a device over the stack board; forming a stack encapsulant having a cavity and a pedestal over the device and having a shaped perimeter side from a pedestal surface of the pedestal to the stack board; and attaching a stack adhesive to a base package and the pedestal, the cavity and the shaped perimeter side providing a space for connections to the stack board.Type: GrantFiled: June 12, 2009Date of Patent: April 23, 2013Assignee: STATS Chippac Ltd.Inventors: HeeJo Chi, YeongIm Park, HyungMin Lee
-
Patent number: 8426985Abstract: A positive tone photosensitive composition comprising: (A) an alkali-soluble resin having a phenolic hydroxyl group; (B) a phenol resin modified by a compound having an unsaturated hydrocarbon group containing 4 to 100 carbon atoms; (C) a compound that generates an acid by the action of light; (D) a thermal cross-linker that crosslinks the ingredient (A) and the ingredient (B) by heating; and (E) a solvent.Type: GrantFiled: September 2, 2009Date of Patent: April 23, 2013Assignee: Hitachi Chemical Company, Ltd.Inventors: Hiroshi Matsutani, Takumi Ueno, Alexandre Nicolas, Ken Nanaumi
-
Patent number: 8426965Abstract: While bumps formed on pads of a semiconductor chip and a board having a sheet-like seal-bonding resin stuck on its surface are set face to face, the bumps and the board are pressed to each other with a tool, thereby forming a semiconductor chip mounted structure in which the seal-bonding resin is filled between the semiconductor chip and the board and in which the pads of the semiconductor chip and the electrodes of the board are connected to each other via the bumps, respectively. Entire side faces at corner portions of the semiconductor chip are covered with the seal-bonding resin. Therefore, loads generated at the corner portions due to board flexures for thermal expansion and contraction differences among the individual members caused by heating and cooling during mounting as well as for mechanical loads after mounting so that internal breakdown of the semiconductor chip can be avoided.Type: GrantFiled: August 6, 2012Date of Patent: April 23, 2013Assignee: Panasonic CorporationInventors: Teppei Iwase, Yoshihiro Tomura, Kazuhiro Nobori, Yuichiro Yamada, Kentaro Kumazawa
-
Patent number: 8420450Abstract: A method of molding a semiconductor package includes coating liquid molding resin or disposing solid molding resin on a top surface of a semiconductor chip arranged on a substrate. The solid molding resin may include powdered molding resin or sheet-type molding resin. In a case where liquid molding resin is coated on the top surface of the semiconductor chip, the substrate is mounted between a lower molding and an upper molding, and then melted molding resin is filled in a space between the lower molding and the upper molding. In a case where the solid molding resin is disposed on the top surface of the semiconductor chip, the substrate is mounted on a lower mold and then the solid molding resin is heated and melts into liquid molding resin having flowability. An upper mold is mounted on the lower mold, and melted molding resin is filled in a space between the lower molding and the upper molding.Type: GrantFiled: April 26, 2011Date of Patent: April 16, 2013Assignee: Samsung Electronics Co., Ltd.Inventors: Jun-young Ko, Jae-yong Park, Heui-seog Kim, Ho-geon Song
-
Patent number: 8421203Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a package substrate having a foldable segment, a base segment, and a stack segment; connecting a base substrate connector directly on the base segment; connecting a stack substrate connector directly on the stack segment; mounting a base integrated circuit over the base segment with the base substrate connector outside a perimeter of the base integrated circuit; and folding the package substrate with the stack segment over the base segment and the stack substrate connector directly on the base substrate connector.Type: GrantFiled: November 17, 2010Date of Patent: April 16, 2013Assignee: STATS ChipPAC Ltd.Inventors: HeeJo Chi, NamJu Cho, HanGil Shin
-
Publication number: 20130082407Abstract: A method of making integrated circuit package assemblies including encapsulating a plurality of dies in an encapsulation layer having an exterior surface and attaching a heat sink strip to the exterior surface of the encapsulation layer. An integrated circuit package assembly and an intermediate product used in making an integrated circuit package assembly are also disclosed.Type: ApplicationFiled: October 4, 2011Publication date: April 4, 2013Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Donald C. Abbott, Margaret Rose Simmons-Matthews
-
Patent number: 8410619Abstract: Disclosed is a granular epoxy resin composition for encapsulating a semiconductor used for a semiconductor device obtained by encapsulating a semiconductor element by compression molding, wherein, in the particle size distribution as determined by sieving the whole epoxy resin composition for encapsulating a semiconductor using JIS standard sieves, the ratio of particles having a size of 2 mm or greater is not more than 3% by mass, the ratio of particles having a size of 1 mm or greater, but less than 2 mm is from 0.5% by mass or more to 60% by mass or less, and the ratio of microfine particles having a size of less than 106 ?m is not more than 5% by mass.Type: GrantFiled: December 2, 2009Date of Patent: April 2, 2013Assignee: Sumitomo Bakelite Co., Ltd.Inventors: Yasuhiro Mizuno, Kazuya Shigeno
-
Publication number: 20130075883Abstract: A method of manufacture of an integrated circuit packaging system includes: forming a peripheral lead having a peripheral contact layer surrounding the peripheral lead with a non-horizontal side exposed from the peripheral contact layer; forming an inner lead and a paddle non-planar with the peripheral lead; mounting an integrated circuit to the paddle; and forming an encapsulation covering the integrated circuit and exposing the inner lead, the paddle, and the non-horizontal side.Type: ApplicationFiled: September 22, 2011Publication date: March 28, 2013Inventors: Zigmund Ramirez Camacho, Henry Descalzo Bathan, Emmanuel Espiritu
-
Publication number: 20130075937Abstract: Methods and apparatus for performing molding on die on wafer interposers. A method includes receiving an interposer assembly having a die side and an opposite side including two or more integrated circuit dies mounted on the die side of the interposer, the interposer assembly having spaces formed on the die side of the interposer between the two or more integrated circuit dies; mounting at least one stress relief feature on the die side of the interposer assembly in one of the spaces between the two or more integrated circuit dies; and molding the integrated circuit dies using a mold compound, the mold compound surrounding the two or more integrated circuit dies and the at least one stress relief feature. An apparatus is disclosed having integrated circuits mounted on a die side of an interposer, stress relief features between the integrated circuits and mold compound over the integrated circuits.Type: ApplicationFiled: September 27, 2011Publication date: March 28, 2013Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chung Yu Wang, Chih-Wei Wu, Szu Wei Lu, Jing-Cheng Lin
-
Publication number: 20130075916Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a package carrier; mounting an integrated circuit to the package carrier; forming an external wire on the package carrier and adjacent to the integrated circuit; forming an encapsulation on the package carrier over the external wire; and forming a hole in the encapsulation with the external wire and a portion of the package carrier exposed from the encapsulation.Type: ApplicationFiled: September 23, 2011Publication date: March 28, 2013Inventor: DaeSik Choi
-
Publication number: 20130069252Abstract: A semiconductor device has a first semiconductor die including an active region formed on a surface of the first semiconductor die. The active region of the first semiconductor die can include a sensor. An encapsulant is deposited over the first semiconductor die. A conductive layer is formed over the encapsulant and first semiconductor die. An insulating layer can be formed over the first semiconductor die. An opening is formed in the insulating layer over the active region. A transmissive layer is formed over the first semiconductor die including the active region. The transmissive layer includes an optical dielectric material or an optical transparent or translucent material. The active region is responsive to an external stimulus passing through the transmissive layer. A plurality of bumps is formed through the encapsulant and electrically connected to the conductive layer. A second semiconductor die is disposed adjacent to the first semiconductor die.Type: ApplicationFiled: July 10, 2012Publication date: March 21, 2013Applicant: STATS CHIPPAC, LTD.Inventors: Byung Joon Han, Il Kwon Shim, Heap Hoe Kuan
-
Publication number: 20130069243Abstract: The chip module includes a semiconductor chip having a first contact element on a first main face and a second contact element on a second main face. The semiconductor chip is arranged on a corner in such a way that the first main face of the semiconductor chip faces the carrier. One or more electrical connectors are connected to the carrier and include end faces located in a plane above a plane of the second main face of the semiconductor chip.Type: ApplicationFiled: September 21, 2011Publication date: March 21, 2013Applicant: Infineon Technologies AGInventors: Ralf Otremba, Josef Hoeglauer, Martin Standing
-
Publication number: 20130062789Abstract: A method of manufacturing a filling of a gap region. The method includes the steps of: applying a carrier fluid and filler particles in a gap region between a first surface and a second surface; exposing the filler particles to a force field for driving the filler particles towards a preferred direction; and withholding the filler particles in a gap region by using a barrier element for forming a path of attached filler particles between the first surface and the second surface.Type: ApplicationFiled: September 4, 2012Publication date: March 14, 2013Applicant: International Business Machines CorporationInventors: Thomas J. Brunschwiler, Javier V. Goicochea, Heiko Wolf
-
Publication number: 20130062745Abstract: A semiconductor device includes a plurality of die pad sections, a plurality of semiconductor chips, each of which is arranged in each of the die pad sections, a resin encapsulation portion having a recess portion for exposing at least a portion of the die pad sections, the resin encapsulation portion configured to cover the die pad sections and the semiconductor chips, and a heat radiation layer arranged in the recess portion. The heat radiation layer includes an elastic layer exposed toward a direction in which the recess portion is opened. The heat radiation layer directly faces at least a portion of the die pad sections. The elastic layer overlaps with at least a portion of the die pad sections when seen in a thickness direction of the heat radiation layer.Type: ApplicationFiled: September 7, 2012Publication date: March 14, 2013Applicant: ROHM CO., LTD.Inventor: Akihiro KIMURA
-
Publication number: 20130056859Abstract: In one embodiment of a method of manufacturing a semiconductor device, a plurality of substantially columnar trenches are formed along a region for forming a dicing line in a semiconductor substrate having first surface and second surfaces opposed to each other, from the first surface. The substrate is subjected to a heat treatment. At least one hollow portion is formed in the substrate by migration of a material which composes the substrate. Semiconductor devices are formed in semiconductor regions of the substrate which are surrounded by the region for forming the dicing line. The semiconductor regions are provided on a side of the first surface. A portion of the substrate is removed from a side of the second surface until the thickness is reduced to a predetermined value. The substrate is divided into chips along a dicing line from at least the one hollow portion as a starting point.Type: ApplicationFiled: March 13, 2012Publication date: March 7, 2013Applicant: Kabushiki Kaisha ToshibaInventor: Akihiro TAKAHASHI
-
Publication number: 20130049221Abstract: A semiconductor package includes a first semiconductor chip mounted to a substrate, a first encapsulant covering the first semiconductor chip and have first to fourth sidewall surfaces, and a chip stack mounted to the substrate and disposed on the first encapsulant. The chip stack includes a plurality of second semiconductor chips. A second encapsulant covers the chip stack. The second encapsulant may cover the first sidewall surface of the first encapsulant and expose the third sidewall surface of the first encapsulant.Type: ApplicationFiled: June 27, 2012Publication date: February 28, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: CHANG-HOON HAN, JIN-HO KIM, BO-SEONG KIM, YUN-JIN OH
-
Publication number: 20130049217Abstract: A semiconductor device package having pre-formed and placed through vias and a process for making such a package is provided. One or more signal conduits are placed in a holder that is subsequently embedded in an encapsulated semiconductor device package. The ends of the signal conduits are exposed and the signal conduits are then used as through package vias, providing signal-bearing pathways between interconnects or contacts on the bottom and top of the package. Holders can be provided in a variety of geometries and materials, depending upon the nature of the application. Further, multiple holders with signal conduits can be provided in a single package to provide for more complex interconnect configuration demands in, for example, system-in-a-package applications.Type: ApplicationFiled: August 31, 2011Publication date: February 28, 2013Inventors: Zhiwei Gong, Navjot Chhabra, Glenn G. Daves, Scott M. Hayes, Douglas G. Mitchell, Jason R. Wright