Encapsulations, E.g., Encapsulating Layers, Coatings, E.g., For Protection (epo) Patents (Class 257/E23.116)
-
Patent number: 8242614Abstract: A semiconductor device without cantilevered leads uses conductive wires (120) to connect the chip terminals to the leads (110), and a package compound (140) to encapsulate the chip surface (101a) with the terminals, the wires, and the lead surfaces with the attached wires. The chip surface (101b) opposite the terminals together with portions (103) of the chip sidewalls protrude from the package, allowing an unimpeded thermal contact of the protruding chip surface to a substrate (201) to optimize the thermal flux from the chip to the substrate. Solder bodies (250) attached to the compound-free lead surfaces (113b) can be connected to the substrate so that the solder bodies are as elongated as the protruding chip height, facilitating the void-free distribution of an underfill compound into the space between chip and substrate, and improving the absorption of thermomechanical stresses during device operation.Type: GrantFiled: November 30, 2010Date of Patent: August 14, 2012Assignee: Texas Instruments IncorporatedInventor: Donald C Abbott
-
Patent number: 8241950Abstract: The method of the preferred embodiments includes the steps of providing a base having a frame portion and a center portion; building a preliminary structure coupled to the base; removing a portion of the preliminary structure to define a series of devices and a plurality of bridges; removing the center portion of the base such that the frame portion defines an open region, wherein the plurality of bridges suspend the series of devices in the open region defined by the frame; and encapsulating the series of devices. The method is preferably designed for the manufacture of semiconductor devices, and more specifically for the manufacture of encapsulated implantable electrodes. The method, however, may be alternatively used in any suitable environment and for any suitable reason.Type: GrantFiled: May 30, 2008Date of Patent: August 14, 2012Assignee: Neuronexus Technologies, Inc.Inventors: David S. Pellinen, Jamille Farraye Hetke, Daryl R. Kipke, Kc Kong, Rio J. Vetter, Mayurachat Gulari
-
Patent number: 8237293Abstract: An improved semiconductor package includes thermal tape placed over a top side of a die that is attached to a substrate with an underfill material. The tape extends to the substrate. The tape deforms with heat and entraps the die and underfill material. Air bubbles are trapped between the tape and the die and underfill material. The tape can be weighted and lined with an adhesive material. The tape aids in preventing the die from cracking due to mishandling.Type: GrantFiled: September 2, 2010Date of Patent: August 7, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Tzu Ling Wong, Boon Yew Low, Vemal Raja Manikam, Vittal Raja Manikam
-
Publication number: 20120193816Abstract: An electronic component having an encapsulation which has at least two double layers is described. In addition, a method for producing an electronic component in which a layer sequence is encapsulated is described.Type: ApplicationFiled: May 28, 2010Publication date: August 2, 2012Inventors: Günter Schmid, Arvid Hunze
-
Patent number: 8232142Abstract: Disclosed is a carrier assembly for and a method of manufacturing an optical device. The method comprises providing a silicon substrate; attaching a number of optical dies on the silicon substrate to form an optical device carrier assembly; providing a corresponding number of through holes in the silicon substrate to permit the passage of light therethrough and further providing guide holes in the silicon substrate to present means for passive alignment of an external optical connection; and dicing the optical device carrier assembly to form individual optical devices. Preferably, the step of attaching a number of optical dies comprises using self-alignment of solder bumps using gaseous flux, the through holes are dry etched into the silicon substrate, and/or the volume between the optical die and silicon substrate is filled with a transparent polymer. Preferably, the transparent polymer is silicone rubber or epoxy.Type: GrantFiled: September 14, 2009Date of Patent: July 31, 2012Assignee: Tyco Electronics Services GmbHInventors: Odd Robert Steijer, Hans Magnus Emil Andersson
-
Publication number: 20120187582Abstract: The injection molding system comprises a substrate, an inner cover, a molding tool, and a bottom plate. The substrate is used to locate at least one semiconductor device under molding and the inner cover with at least one first injection via, cavity and runner placed over the substrate. In addition, the molding tool includes at least one second injecting via aligned with the runner and the bottom plate is placed under the substrate. Furthermore, a filling material is filled into the cavity and runner of the inner cover during molding. In order to avoid overflowing the filling material, the system further comprises an O-ring placed between the molding tool and the inner cover. The inner radius of the O-ring corresponds with the inner radius of the injection via and is aligned with it.Type: ApplicationFiled: January 20, 2011Publication date: July 26, 2012Inventors: Wen-Chuan Chen, Nan-Chun Lin
-
Publication number: 20120187584Abstract: A semiconductor device has a semiconductor die and encapsulant deposited over the semiconductor die. A first insulating layer is formed over the die and encapsulant. The first insulating layer is cured with multiple dwell cycles to enhance adhesion to the die and encapsulant. A first conductive layer is formed over the first insulating layer. A second insulating layer is formed over the first insulating layer and first conductive layer. The second insulating layer is cured with multiple dwell cycles to enhance adhesion to the first insulating layer and first conductive layer. A second conductive layer is formed over the second insulating layer and first conductive layer. A third insulating layer is formed over the second insulating layer and second conductive layer. The first, second, and third insulating layers have different CTE. The second insulating layer or third insulating layer is cured to a dense state to block moisture.Type: ApplicationFiled: June 20, 2011Publication date: July 26, 2012Applicant: STATS CHIPPAC, LTD.Inventors: Yaojian Lin, Kang Chen, Yu Gu, Wei Meng, Chee Siang Ong
-
Publication number: 20120181673Abstract: A semiconductor device has a first semiconductor die mounted to a first contact pad on a leadframe or substrate with bumps. A conductive pillar is formed over a second semiconductor die. The second die is mounted over the first die by electrically connecting the conductive pillar to a second contact pad on the substrate with bumps. The second die is larger than the first die. An encapsulant is deposited over the first and second die. Alternatively, the conductive pillars are formed over the substrate around the first die. A heat sink is formed over the second die, and a thermal interface material is formed between the first and second die. An underfill material is deposited under the first semiconductor die. A shielding layer is formed between the first and second die. An interconnect structure can be formed over the second contact pad of the substrate.Type: ApplicationFiled: March 26, 2012Publication date: July 19, 2012Applicant: STATS ChipPAC, Ltd.Inventors: Reza A. Pagaila, Byung Tai Do, Linda Pei Ee Chua
-
Publication number: 20120184071Abstract: To provide a surface coating method, which contains applying a surface coating material to a layered structure so as to cover at least a surface of an insulating film of the layered structure, to form a coating on the surface of the insulating film, wherein the surface coating material contains a water-soluble resin, an organic solvent, and water, and wherein the layered structure contains the insulating film exposed to an outer surface, and a patterned metal wiring exposed to an outer surface.Type: ApplicationFiled: January 11, 2012Publication date: July 19, 2012Applicant: FUJITSU LIMITEDInventor: Junichi KON
-
Publication number: 20120181679Abstract: A semiconductor module comprises: a metal block; a semiconductor device installed via a solder layer in a semiconductor device installation area on a surface of the metal block; and a molded portion formed by molding a resin on the metal block and the semiconductor device; wherein the surface of the metal block includes a plating area and a roughened area, and the semiconductor device installation area is provided in the plating area.Type: ApplicationFiled: January 13, 2012Publication date: July 19, 2012Applicant: TOYOTA JIDOSHA KABUSHIKI KAISHAInventors: Takuya KADOGUCHI, Tomomi OKUMURA, Tatsuya MIYOSHI
-
Publication number: 20120181708Abstract: A substrate for mounting a semiconductor includes a first insulation layer having first and second surfaces on the opposite sides and having a penetrating hole penetrating through the first insulation layer, an electrode formed in the penetrating hole in the first insulation layer and having a protruding portion protruding from the second surface of the first insulation layer, a first conductive pattern formed on the first surface of the first insulation layer and connected to the electrode, a second insulation layer formed on the first surface of the first insulation layer and the first conductive pattern and having a penetrating hole penetrating through the second insulating layer, a second conductive pattern formed on the second insulation layer and for mounting a semiconductor element, and a via conductor formed in the penetrating hole in the second insulation layer and connecting the first and second conductive patterns.Type: ApplicationFiled: September 30, 2011Publication date: July 19, 2012Applicant: IBIDEN CO., LTD.Inventors: Toshiki FURUTANI, Daiki Komatsu, Masatoshi Kunieda, Naomi Fujita, Nobuya Takahashi
-
Publication number: 20120161338Abstract: An exemplary printable composition of a liquid or gel suspension of two-terminal integrated circuits comprises: a plurality of two-terminal integrated circuits, each two-terminal integrated circuit of the plurality of two-terminal integrated circuits less than about 75 microns in any dimension; a first solvent; a second solvent different from the first solvent; and a viscosity modifier; wherein the composition has a viscosity substantially about 50 cps to about 25,000 cps at about 25° C.Type: ApplicationFiled: August 31, 2011Publication date: June 28, 2012Applicant: NTHDEGREE TECHNOLOGIES WORLDWIDE INC.Inventors: Mark David Lowenthal, William Johnstone Ray, Neil O. Shotton, Richard A. Blanchard, Mark Allan Lewandowski, Brad Oraw, Jeffrey Baldridge, Eric Anthony Perozziello
-
Patent number: 8207022Abstract: An exposed die overmolded flip chip package includes a substrate. A die is flip chip mounted to an upper surface of the substrate. The package further includes a mold cap filling a space between an active surface of the die and the upper surface of the substrate. The mold cap includes a principal surface, sidewalls extending from the upper surface of the substrate to the principal surface, an annular surface coplanar with the inactive surface of the die and extending outward from a peripheral edge of the inactive surface of the die, and protruding surfaces extending between the principal surface and the annular surface. The mold cap does not cover the inactive surface of the die such that heat transfer from the die to the ambient environment is maximized and the package thickness is minimized.Type: GrantFiled: January 27, 2011Date of Patent: June 26, 2012Assignee: Amkor Technology, Inc.Inventors: Robert Francis Darveaux, Michael Barrow, Miguel Angel Jimarez, Jae Dong Kim, Dae Keun Park, Ki Wook Lee, Ju Hoon Yoon
-
Publication number: 20120153505Abstract: A semiconductor wafer has a plurality of first semiconductor die. A second semiconductor die is mounted to the first semiconductor die. The active surface of the first semiconductor die is oriented toward an active surface of the second semiconductor die. An encapsulant is deposited over the first and second semiconductor die. A portion of a back surface of the second semiconductor die opposite the active surface is removed. Conductive pillars are formed around the second semiconductor die. TSVs can be formed through the first semiconductor die. An interconnect structure is formed over the back surface of the second semiconductor die, encapsulant, and conductive pillars. The interconnect structure is electrically connected to the conductive pillars. A portion of a back surface of the first semiconductor die opposite the active surface is removed. A heat sink or shielding layer can be formed over the back surface of the first semiconductor die.Type: ApplicationFiled: February 23, 2012Publication date: June 21, 2012Applicant: STATS CHIPPAC, LTD.Inventors: HeeJo Chi, NamJu Cho, HanGil Shin
-
Publication number: 20120146245Abstract: A voltage generated in any of a plurality of semiconductor chips is supplied to another chip as a power supply voltage to realize a stable operation of a semiconductor device in which the semiconductor chips are stacked in the same package. For example, two chips are stacked with each other, first to third pads are disposed along corresponding sides of the respective chips, which are arranged close and in parallel to each other, and these pads are commonly connected to each other with first to third metal wires, respectively. In another example, fourth and fifth pads are disposed along a side different from a side along which the first to third pads are disposed, and further connected to each other with a fourth metal wire directly between the chips.Type: ApplicationFiled: February 23, 2012Publication date: June 14, 2012Applicant: RENESAS ELECTRONICS CORPORATIONInventors: Mikihiko Komatsu, Takao Hidaka, Junko Kimura
-
Publication number: 20120146247Abstract: A memory device is disclosed including at least one surface pre-treated to roughen the surface for better adhesion of a curable fluid such as glue or ink on the surface. The surface of the memory device may be pre-treated by scoring lines in the surface with a laser or by forming discrete deformations with a particle blaster. The surface may also be roughened by providing a roughened pattern on a mold plate during an encapsulation process. In further examples, the surface may be chemically pre-treated to roughen the surface and/or increase the adhesion energy of the surface.Type: ApplicationFiled: June 8, 2011Publication date: June 14, 2012Inventors: Itzhak Pomerantz, Shiv Kumar, Robert Miller, Chin-Tien Chiu, Peng Fu, Cheeman Yu, Hem Takiar, Chih Chiang Tung, Kaiyou Qian, Rahav Yairi
-
Publication number: 20120139120Abstract: A semiconductor device has a plurality of semiconductor die mounted active surface to a carrier. An encapsulant is deposited over semiconductor die and carrier. Openings are formed through a surface of the encapsulant to divide the encapsulant into discontinuous segments. The openings have straight or beveled sidewalls. The openings can be formed partially through the surface of the encapsulant in an area between the semiconductor die. The openings can be formed partially through the surface of the encapsulant over the semiconductor die. The openings can be formed through the encapsulant in an area between the semiconductor die. A portion of the surface of the encapsulant is removed down to a bottom of the openings. The carrier is removed. An interconnect structure is formed over the encapsulant and the semiconductor die. The encapsulant is cured prior to or after forming the openings.Type: ApplicationFiled: December 6, 2010Publication date: June 7, 2012Applicant: STATS CHIPPAC, LTD.Inventors: Seng Guan Chow, Lee Sun Lim, Rui Huang, Xusheng Bao, Ma Phoo Pwint Hlaing
-
Publication number: 20120139131Abstract: The invention provides a wafer mold material for collectively subjecting a wafer having semiconductor devices on a surface thereof to resin molding, wherein the wafer mold material has a resin layer containing a filler and at least any one of an acrylic resin, a silicone resin having an epoxy group, an urethane resin, and a polyimide silicone resin, and the wafer mold material is formed into a film-like shape. There can be a wafer mold material that enables collective molding (wafer molding) with respect to a wafer having semiconductor devices formed thereon, has excellent transference performance with respect to a large-diameter thin-film wafer, can provide a flexible hardened material with low-stress properties, and can be preferably used as a mold material in a wafer level package with less warp of a formed (molded) wafer.Type: ApplicationFiled: November 15, 2011Publication date: June 7, 2012Applicant: SHIN-ETSU CHEMICAL CO., LTD.Inventors: Michihiro SUGO, Kazunori KONDO, Hideto KATO
-
Patent number: 8193610Abstract: A semiconductor wafer contains a plurality of semiconductor die with bumps formed over contact pads on an active surface of the semiconductor die. A b-stage conductive polymer is deposited over the contact pads on the semiconductor wafer. The semiconductor wafer is singulated to separate the die. An insulating layer is formed over a carrier with openings formed in the insulating layer. The die is mounted to the carrier with the conductive polymer disposed in the openings of the insulating layer. The conductive polymer is heated to a glass transition temperature to liquefy the conductive polymer to an electrically conductive state. An encapsulant is deposited over the die and insulating layer. The carrier is removed to expose the conductive polymer. An interconnect structure is formed over the die, encapsulant, and conductive polymer. The interconnect structure is electrically connected through the conductive polymer to the contact pads on the die.Type: GrantFiled: August 10, 2010Date of Patent: June 5, 2012Assignee: STATS ChipPAC, Ltd.Inventors: Byung Tai Do, Reza A. Pagaila
-
Publication number: 20120132953Abstract: A thin-layer encapsulation (1) for an optoelectronic component. The thin-layer encapsulation (1) comprises a sequence of layers (2) that comprises the following layers: a first ALD layer (3) deposited by means of atomic layer deposition, and a second ALD layer (4) deposited by means of atomic layer deposition. A method is disclosed for producing the thin-layer encapsulation and an optoelectronic component is disclosed having such a thin-layer encapsulation.Type: ApplicationFiled: March 22, 2010Publication date: May 31, 2012Inventors: Dirk Becker, Thomas Dobbertin, Erwin Lang, Thilo Reusch
-
Publication number: 20120126428Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a package substrate having a substrate base side and a substrate stack side; mounting an integrated circuit over the substrate stack side; attaching a stack connector to the substrate stack side; forming an encapsulation over the stack connector and the integrated circuit; attaching an external connector to the substrate base side; attaching an adhesive tape to the external connector having spacing between the adhesive tape and the substrate base side; cutting a step portion in the encapsulation to expose the stack connector; cutting a singulation kerf in the package substrate having exit damage on the substrate base side; and removing the adhesive tape.Type: ApplicationFiled: November 19, 2010Publication date: May 24, 2012Inventors: SangMi Park, MinJung Kim
-
Publication number: 20120119393Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a package substrate having a foldable segment, a base segment, and a stack segment; connecting a base substrate connector directly on the base segment; connecting a stack substrate connector directly on the stack segment; mounting a base integrated circuit over the base segment with the base substrate connector outside a perimeter of the base integrated circuit; and folding the package substrate with the stack segment over the base segment and the stack substrate connector directly on the base substrate connector.Type: ApplicationFiled: November 17, 2010Publication date: May 17, 2012Inventors: HeeJo Chi, NamJu Cho, HanGil Shin
-
Publication number: 20120119353Abstract: A method of fabricating a chip package is provided. The chip package includes a laminate, a chip and conductive elements interposed between the chip and the laminate by which signals are transmitted among the chip and the laminate. The method includes dispensing a first underfill in a space defined between opposing faces of the chip and the laminate and dispensing a second underfill at least at a portion of an edge of the chip, the second underfill including a high aspect ratio material.Type: ApplicationFiled: January 26, 2012Publication date: May 17, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Michael A. Gaynes, Rajneesh Kumar, Thomas E. Lombardi, Steve Ostrander
-
Patent number: 8178983Abstract: It is an object of the present invention to provide a water repellant composition for a substrate to be exposed which inhibits the back side of a substrate to be exposed from being contaminated by an immersion liquid, can improve adhesion between a film to be processed and an organic film directly overlying that film to inhibit film peeling, and has excellent workability, a method for forming a resist pattern, an electronic device produced by the formation method, a treatment method for imparting water repellency to a substrate to be exposed, a water repellent set for a substrate to be exposed, and a treatment method for imparting water repellency to a substrate to be exposed using the same. A water repellent composition for a substrate to be exposed including at least an organosilicon compound represented by the following general formula (1) and a solvent is used.Type: GrantFiled: February 20, 2009Date of Patent: May 15, 2012Assignees: Renesas Electronics Corporation, Asahi Glass Company, LimitedInventors: Takeo Ishibashi, Miwako Ishibashi, legal representative, Mamoru Terai, Takuya Hagiwara, Osamu Yokokoji, Yoko Takebe
-
Patent number: 8178982Abstract: A dual molded multi-chip package system is provided including forming an embedded integrated circuit package system having a first encapsulation partially covering a first integrated circuit die and a lead connected thereto, mounting a semiconductor device over the first encapsulation and connected to the lead, and forming a second encapsulation over the semiconductor device and the embedded integrated circuit package system.Type: GrantFiled: December 30, 2006Date of Patent: May 15, 2012Assignee: Stats Chippac Ltd.Inventors: Kambhampati Ramakrishna, Il Kwon Shim, Seng Guan Chow
-
Publication number: 20120086113Abstract: Embodiments of the invention relate to a method for creating a flexible circuit, including defining a cavity in a top surface of a substrate before disposing a semiconductor chip within the cavity, such that a backside of the chip is disposed beneath the top surface of the substrate and above a bottom surface of the cavity. The method also includes forming a flexible connecting layer on the top surface of the substrate and extending over the chip. Other embodiments relate to a flexible circuit including a substrate defining a cavity in a top surface thereof. The cavity has encapsulant and a chip disposed therein, wherein a frontside of the chip is substantially coplanar with the top surface of the substrate. A flexible connecting layer is disposed on the top surface of the substrate and is partially supported by the substrate.Type: ApplicationFiled: October 6, 2011Publication date: April 12, 2012Inventors: Brian Smith, Maria Cardoso
-
Publication number: 20120086135Abstract: In various embodiments, an electronic module features a first cavity in a first side of a substrate, a fill hole extending from the first cavity, and a second cavity in a second side of the substrate. The second cavity is in fluidic communication with the fill hole, and a die is encapsulated within the second cavity.Type: ApplicationFiled: October 6, 2011Publication date: April 12, 2012Inventors: Jeffrey C. Thompson, Livia M. Racz, Gary B. Tepolt, Thomas A. Langdo, Andrew J. Mueller
-
Publication number: 20120089180Abstract: A polymerizable composition includes at least one monomer, a photoinitiator capable of initiating polymerization of the monomer when exposed to light, and a phosphor capable of producing light when exposed to radiation (typically X-rays). The material is particularly suitable for bonding components at ambient temperature in situations where the bond joint is not accessible to an external light source. An associated method includes: placing a polymerizable adhesive composition, including a photoinitiator and energy converting material, such as a down-converting phosphor, in contact with at least two components to be bonded to form an assembly; and, irradiating the assembly with radiation at a first wavelength, capable of conversion (down-conversion by the phosphor) to a second wavelength capable of activating the photoinitiator, to prepare items such as inkjet cartridges, wafer-to-wafer assemblies, semiconductors, integrated circuits, and the like.Type: ApplicationFiled: May 6, 2011Publication date: April 12, 2012Applicants: Duke University, Immunolight, LLCInventors: Zakaryae Fathi, James Clayton, Harold Walder, Frederic A. Bourke, JR., Ian Stanton, Jennifer Ayres, Joshua T. Stecher, Michael Therien, Eric Toone, Dave Gooden, Mark Dewhirst, Joseph A. Herbert, Diane Fels, Katherine S. Hansen
-
Patent number: 8148829Abstract: An integrated circuit package comprises a molding compound covering a semiconductor die. A healing substance is on the surface of the semiconductor die at an interface of the molding compound and the semiconductor die. The healing compound comprises a catalyst and a plurality of microcapsules containing a sealing compound. If the molding compound becomes delaminated from the semiconductor die the microcapsules rupture and spill the sealing compound. When the sealing compound is spilled and contacts the catalyst the sealing compound and catalyst polymerize and fasten the molding compound to the semiconductor die.Type: GrantFiled: December 30, 2009Date of Patent: April 3, 2012Assignee: STMicroelectronics Pte Ltd.Inventor: Guojun Hu
-
Patent number: 8148828Abstract: A semiconductor packaging device is provided. Semiconductor package groups, a side retainer wall, and a filling layer may be located on a base plate. The side retainer wall may be located around the semiconductor package groups. The filling layer may be located between the side retainer wall and the semiconductor package groups.Type: GrantFiled: October 23, 2009Date of Patent: April 3, 2012Assignee: SAMSUNG Electronics Co., Ltd.Inventors: Dong-Woo Shin, Seong-Chan Han, Sun-Kyu Hwang, Hyun-Jong Oh, Nam-Yong Oh
-
Publication number: 20120074596Abstract: Set of compositions for preparing system-in-package type semiconductor device. The composition set consists of underfill composition for preparing underfill part and encapsulation resin composition for preparing resin encapsulation part. 1) A cured product of the underfill composition has a glass transition temperature, Tg, ?100° C. and is the same with or differs from a Tg of a cured product of the encapsulation resin composition by ?20° C. 2) Total linear expansion coefficient of the cured product of the underfill composition at a temperature not higher than (Tg?30)° C. and a linear expansion coefficient of the cured product of the encapsulation resin composition at a temperature not higher than (Tg?30)° C. is ?42 ppm/° C. 3) A ratio of the linear expansion coefficient of the cured product of the encapsulation resin composition to the linear expansion coefficient of the cured product of the underfill composition ranges from 0.3 to 1.0.Type: ApplicationFiled: November 4, 2011Publication date: March 29, 2012Inventors: Kazuaki Sumita, Kaoru Katoh, Taro Shimoda
-
Publication number: 20120074598Abstract: In various embodiments, a chip may include a substrate; a coating, the coating covering the substrate at least partially and the coating being designed for being stripped at least partially by means of laser ablation; wherein between the substrate and the coating, a laser detector layer is arranged at least partially, the laser detector layer being designed for generating a detector signal for ending the laser ablation.Type: ApplicationFiled: September 29, 2011Publication date: March 29, 2012Applicant: INFINEON TECHNOLOGIES AGInventor: Franz-Peter Kalz
-
Publication number: 20120061859Abstract: A method of manufacture of an integrated circuit packaging system includes: providing a substrate; forming layers having non-horizontal strip patterns and non-vertical strip patterns over the substrate; mounting an integrated circuit device on the substrate adjacent the non-horizontal strip patterns and the non-vertical strip patterns; and applying an encapsulation over the integrated circuit device, the encapsulation restricted by the layers to prevent the encapsulation from reaching an edge of the substrate.Type: ApplicationFiled: September 15, 2010Publication date: March 15, 2012Inventors: Hye Ran Lee, Tae Keun Lee, Jaepil Kim, JungHo Seo
-
Publication number: 20120061858Abstract: A semiconductor device has a semiconductor die mounted over a surface of a substrate. A mold underfill dispensing needle has a width substantially equal to a width of the semiconductor die. The dispensing needle is placed in fluid communication with a side of the semiconductor die. A mold underfill is deposited from an outlet of the dispensing needle evenly across a width of the semiconductor die into an area between the semiconductor die and substrate without motion of the dispensing needle. The dispensing needle has a shank and the outlet in a T-configuration. The dispensing needle can have a plurality of pole portions between a shank and the outlet. The dispensing needle has a plate between a shank and the outlet. The outlet has an upper edge with a length substantially equal to or greater than a length of a lower edge of the outlet.Type: ApplicationFiled: September 14, 2010Publication date: March 15, 2012Applicant: STATS CHIPPAC, LTD.Inventors: SooMoon Park, ByoungWook Jang, DongSoo Moon
-
Publication number: 20120061857Abstract: An electronic package with improved warpage compensation. The electronic package includes a mold cap having a variable thickness. The variable thickness can have a mound or dimple design. In another embodiment, a method is provided for reducing unit warpage of an electronic package by designing the topography of a mold cap to compensate for warpage.Type: ApplicationFiled: September 14, 2010Publication date: March 15, 2012Applicant: QUALCOMM IncorporatedInventors: Vivek Ramadoss, Gopal C. Jha, Christopher J. Healy
-
Publication number: 20120061860Abstract: A method for constructing an electrical circuit that includes at least one semiconductor chip encapsulated with a potting compound is disclosed. The method includes applying a galvanic layer arrangement for forming an electrochemical element on an element of the electrical circuit including the at least one semiconductor chip.Type: ApplicationFiled: September 14, 2011Publication date: March 15, 2012Applicant: Robert Bosch GmbHInventors: Tjalf Pirk, Juergen Butz, Axel Franke, Frieder Haag, Heribert Weber, Arnim Hoechst, Sonja Knies
-
Patent number: 8134164Abstract: A semiconductor device and an optical print head, an image forming apparatus that has the semiconductor device are supplied capable of reduce occurrence probability of defect. The semiconductor device is formed by using semiconductor thin film bonded on the substrate, and includes a covering layer that covers at least one part region of the semiconductor thin film and covers at least one part of electroconductive member connecting with the semiconductor thin film.Type: GrantFiled: February 27, 2009Date of Patent: March 13, 2012Assignee: Oki Data CorporationInventors: Mitsuhiko Ogihara, Hiroyuki Fujiwara, Tomohiko Sagimori
-
Publication number: 20120056312Abstract: A semiconductor device has a TSV semiconductor wafer with a cavity formed in a first surface of the wafer. A second cavity can be formed in a second surface of the wafer. A plurality of semiconductor die is mounted within the cavities. The semiconductor die can be mounted side-by-side and/or stacked within the cavity. Conductive TSV can be formed through the die. An encapsulant is deposited within the cavity over the die. A CTE of the die is similar to a CTE of the encapsulant. A first interconnect structure is formed over a first surface of the encapsulant and wafer. A second interconnect structure is formed over a second surface of the encapsulant and wafer. The first and second interconnect structure are electrically connected to the TSV wafer. A second semiconductor die can be mounted over the first interconnect structure with encapsulant deposited over the second die.Type: ApplicationFiled: September 2, 2010Publication date: March 8, 2012Applicant: STATS CHIPPAC, LTD.Inventors: Reza A. Pagaila, Yaojian Lin, Seung Uk Yoon
-
Patent number: 8129230Abstract: A method of fabricating a chip package is provided. The chip package includes a laminate, a chip and conductive elements interposed between the chip and the laminate by which signals are transmitted among the chip and the laminate. The method includes dispensing a first underfill in a space defined between opposing faces of the chip and the laminate and dispensing a second underfill at least at a portion of an edge of the chip, the second underfill including a high aspect ratio material.Type: GrantFiled: August 11, 2009Date of Patent: March 6, 2012Assignee: International Business Machines CorporationInventors: Michael A. Gaynes, Rajneesh Kumar, Thomas E. Lombardi, Steve Ostrander
-
Publication number: 20120049390Abstract: According to one embodiment, an electrical component comprises a substrate, an element, a first layer, and a second layer. The element is formed on the substrate. The first layer forms a cavity accommodating the element on the substrate and includes through holes. The second layer is formed on the first layer and seals the through holes. The first layer includes the first film formed on the lower side and the second film which is formed on the first film and has a lower coefficient of thermal expansion than the first film.Type: ApplicationFiled: August 23, 2011Publication date: March 1, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yoshiaki Shimooka, Yoshiaki Sugizaki
-
Publication number: 20120049333Abstract: A hybrid multilayer substrate in an electronic package. The substrate includes a first portion having m layers and a second portion having n layers such that m is less than n. The first portion has a first height and the second portion has a second height. The first height is different than the second height. In another embodiment, a surface is formed between the first portion and the second portion, and a shielding material can be applied to the surface. In a different embodiment, the hybrid multilayer substrate is manufactured for shielding a first die from a second die.Type: ApplicationFiled: August 24, 2010Publication date: March 1, 2012Applicant: QUALCOMM INCORPORATEDInventors: Vivek Ramadoss, Gopal C. Jha, Christopher J. Healy
-
Publication number: 20120049340Abstract: When a semiconductor device having a surface provided with a flexible protective material is manufactured, the misalignment of the protective material occurs at the time of disposing the protective material or performing adhesion treatment. In the case where the terminal portion over the substrate has a length X of 5 mm or less, by providing a step layer with a thickness of 0.38 X or more and 2 mm or less over the element portion, a space is formed between a surface of the terminal portion and the protective material even though the protective material disposed over the step layer so as to cover the element portion is overlapped with the terminal portion. By using an attaching member including an elastic material with a surface hardness of 50 or more and 100 or less in this state, the protective material and the substrate may be attached to each other.Type: ApplicationFiled: August 25, 2011Publication date: March 1, 2012Inventors: Takuya Tsurume, Akihiro Chida
-
Patent number: 8125066Abstract: An integrated circuit (IC) package is disclosed. The IC package has an IC chip disposed on a top surface of a package substrate. Multiple solder balls are placed on the top surface of a package substrate, surrounding the IC chip. A molding compound covers the top surface area of the package substrate and surrounds the IC chip and each of the solder balls on the surface of the package substrate, leaving the top of each of the solder balls exposed. The embedded solder balls on the top surface of the package substrate may be used to connect the IC package to another IC package that may be placed directly on top of it. The solder balls may also be used to connect the IC package to another package substrate or an interposal substrate that may in turn be connected to another IC chip or package.Type: GrantFiled: July 13, 2009Date of Patent: February 28, 2012Assignee: Altera CorporationInventor: Teck-Gyu Kang
-
Patent number: 8115304Abstract: A method of implementing a discrete component in an integrated circuit package is described. The method includes steps of coupling the discrete component to a surface of a substrate of the integrated circuit package, coupling an integrated circuit die to the surface of the substrate, applying a first epoxy material, and applying a second epoxy material to the discrete component, where the first epoxy material is different from the second epoxy material.Type: GrantFiled: February 6, 2008Date of Patent: February 14, 2012Assignee: Xilinx, Inc.Inventors: Mukul Joshi, Venkatesan Murali
-
Publication number: 20120032355Abstract: Disclosed is an encapsulation film. An inorganic oxide film is formed on an organic sealing layer by an atomic layer deposition (ALD) to form the encapsulation film, wherein the organic sealing layer is a polymer containing hydrophilic groups. The organic sealing layer and the inorganic oxide layer have covalent bondings therebetween. The encapsulation film can solve the moisture absorption problem of conventional organic sealing layers, thereby being suitable for use as a package of optoelectronic devices.Type: ApplicationFiled: January 4, 2011Publication date: February 9, 2012Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Ching-Chiun Wang, Kang-Feng Lee, Feng-Yu Tsai, Ming Hom Zheng, Chih-Yung Huang, Shih-Chin Lin, Jen-Rong Huang
-
Patent number: 8110438Abstract: A method and apparatus for assembling a semiconductor device. A chip (901) with solder bodies (903) on its contact pads is flipped onto a substrate (904). After the reflow process, a gap (910) spaces chip and substrate apart. A polymer precursor is selected for its viscosity of known temperature dependence. The apparatus has a plate (800) with heating and cooling means to select and control a temperature profile from location to location across the plate. After preheating, the assembly is placed on a mesa (801) of the plate configured to heat only a portion of the substrate. Movable capillaries (840, 921) blow cooled gas onto selected locations of the assembly. After the temperature profile is reached, a quantity of the precursor is deposited at a chip side and pulled into the gap by capillary action. The capillary flow is controlled by controlling the precursor viscosity based on the temperature profile, resulting in a substantially linear front, until the gap is filled substantially without voids.Type: GrantFiled: August 11, 2006Date of Patent: February 7, 2012Assignee: Texas Instruments IncorporatedInventors: Vikas Gupta, Jeremias Perez Libres, Joseph Edward Grigalunas
-
Publication number: 20120025348Abstract: A semiconductor device includes a wafer having a frontside and a backside. The wafer is formed from at least one integrated circuit chip having an electrical connection frontside co-planar with the wafer frontside and a backside co-planar with the wafer backside. A passive component including at least one conductive plate and a dielectric plate is positioned adjacent the integrated circuit chip. An encapsulation block embeds the integrated circuit chip and the passive component, the block having a frontside co-planar with the wafer frontside and a backside co-planar with the wafer backside. An electrical connection is made between the electrical connection frontside and the passive component. That electrical connection includes connection lines placed on the wafer frontside and wafer backside. The electrical connection further includes at least one via passing through the encapsulation block.Type: ApplicationFiled: July 11, 2011Publication date: February 2, 2012Applicant: STMICROELECTRONICS (GRENOBLE) SASInventors: Laurent Marechal, Yvon Imbs, Romain Coffy
-
Publication number: 20120025362Abstract: A method for forming an electrical package to reduce warpage. The method includes providing a wafer and coupling a die thereto. A mold compound material is applied to the wafer such that the mold compound material surrounds the die. The method further includes applying a reinforcing material to the mold compound material. The mold compound material is thereby disposed between the wafer and the reinforcing material.Type: ApplicationFiled: July 30, 2010Publication date: February 2, 2012Applicant: QUALCOMM INCORPORATEDInventors: Arvind Chandrasekaran, Shiqun Gu, Zhongping Bao
-
Publication number: 20120025404Abstract: The present invention relates to a film for flip chip type semiconductor back surface to be formed on the back surface of a semiconductor element flip chip-connected to an adherend, the film for flip chip type semiconductor back surface having a tensile storage elastic modulus at 25° C. after thermal curing within a range of from 10 GPa to 30 GPa, in which the tensile storage elastic modulus at 25° C. after thermal curing of the film for flip chip type semiconductor back surface falls within a range of from 4 times to 20 times the tensile storage elastic modulus at 25° C. before thermal curing thereof.Type: ApplicationFiled: July 27, 2011Publication date: February 2, 2012Applicant: NITTO DENKO CORPORATIONInventors: Goji SHIGA, Naohide TAKAMOTO, Fumiteru ASAI
-
Patent number: 8105915Abstract: A semiconductor device is made by forming a first conductive layer over a first temporary carrier having rounded indentations. The first conductive layer has a non-linear portion due to the rounded indentations. A bump is formed over the non-linear portion of the first conductive layer. A semiconductor die is mounted over the carrier. A second conductive layer is formed over a second temporary carrier having rounded indentations. The second conductive layer has a non-linear portion due to the rounded indentations. The second carrier is mounted over the bump. An encapsulant is deposited between the first and second temporary carriers around the first semiconductor die. The first and second carriers are removed to leave the first and second conductive layers. A conductive via is formed through the first conductive layer and encapsulant to electrically connect to a contact pad on the first semiconductor die.Type: GrantFiled: June 12, 2009Date of Patent: January 31, 2012Assignee: STATS ChipPAC, Ltd.Inventors: Zigmund R. Camacho, Dioscoro A. Merilo, Jairus L. Pisigan, Frederick R. Dahilig