Abstract: A transfer base substrate comprises: a substrate; a plurality of transfer thin film circuits formed on the substrate via removing layer; a test circuit formed on the substrate for checking circuit operation; and a wiring coupling each of transfer thin film circuits with a test circuit.
Abstract: A lateral IGBT structure having an emitter terminal including two or more base layers of a second conductivity-type for one collector terminal, in which the base layers of a second conductivity-type in emitter regions are covered with a first conductivity-type layer having a concentration higher than that of a drift layer so that a silicon layer between the first conductivity-type layer covering the emitter regions and a buried oxide film has a reduced resistance to increase current flowing to an emitter farther from the collector to thereby enhance the current density.
Abstract: A thin film field effect transistor including, on a substrate, at least a gate electrode, a gate insulating layer, an active layer, a source electrode and a drain electrode, wherein an electric resistance layer is provided in electric connection between the active layer and at least one of the source electrode or the drain electrode.
Abstract: A semiconductor transistor device includes a drift region, an insulating structure, a gate insulator, a gate electrode, a source, and a drain. The drift region includes a first lateral portion having a first dopant concentration and a second lateral portion having a second dopant concentration that is higher than the first lateral portion. The insulating structure is formed on the drift region and is disposed over a border between the first and second lateral portions such that hole generation is minimized in the drift region during operation.
Abstract: An object of the present invention is to provide a method for manufacturing a thin film transistor which enables heat treatment aimed at improving characteristics of a gate insulating film such as lowering of an interface level or reduction in a fixed charge without causing a problem of misalignment in patterning due to expansion or shrinkage of glass. A method for manufacturing a thin film transistor of the present invention comprises the steps of heat-treating in a state where at least a gate insulating film is formed over a semiconductor film on which element isolation is not performed, simultaneously isolating the gate insulating film and the semiconductor film into an element structure, forming an insulating film covering a side face of an exposed semiconductor film, thereby preventing a short-circuit between the semiconductor film and a gate electrode.
Type:
Application
Filed:
April 4, 2008
Publication date:
August 14, 2008
Applicant:
Semiconductor Energy Laboratory Co., Ltd.
Abstract: The present invention provides: a multilayer substrate in which a spacer is selectively disposed in a non-display region without reduction in display quality or productivity of a liquid crystal display device; a production method thereof; and a liquid crystal display panel and a liquid crystal display device each using the multilayer substrate or the production method thereof. The multilayer substrate of the present invention is a multilayer substrate comprising a resin interlayer film and an electrode on a substrate in this order, wherein the multilayer substrate has a depression structure including the resin interlayer film in a surface layer, or a depression structure having a rough bottom surface on the resin interlayer film.
Abstract: A method for manufacturing liquid crystal display substrates comprises the steps of: (a) providing a substrate having a transparent electrode layer and a metal layer; (b) forming a patterned photoresist layer through half-tone or diffraction; (c) defining signal line area and thin film diode area, or pixel area and conductive electrode-lines by etching; and (d) forming an oxidized layer on partial surface of the metal layer. The disclosure here provides a patterning process of lithography and etching with one photolithography of one single mask in the manufacturing of liquid crystal display substrates. Furthermore, the method disclosed here can effectively increase the yield of manufacturing, and reduce the cost of manufacturing.
Abstract: An array substrate for a liquid crystal display device includes gate and data lines crossing on a substrate, common lines parallel to and between the gate lines, thin film transistors at crossing portions of the gate and data lines, and a pixel electrode. The common lines define pixel regions, which are each divided into first and second regions by the corresponding gate line. The thin film transistors each include a gate electrode in a first direction, a semiconductor layer on the gate electrode, and source and drain electrodes on the semiconductor layer in a second direction. The source and drain electrodes cross the gate electrode in each of the first and second regions. The pixel electrode is connected to the drain electrode.
Abstract: In a CMOS circuit formed on a substrate 100, a subordinate gate wiring line (a first wiring line) 102a and main gate wiring line (a second wiring line) 113a are provided in an n-channel TFT. The LDD regions 107a and 107b overlap the first wiring line 102a and not overlap the second wiring line 113a. Thus, applying a gate voltage to the first wiring line forms the GOLD structure, while not applying forms the LLD structure. In this way, the GOLD structure and the LLD structure can be used appropriately in accordance with the respective specifications required for the circuits.
Type:
Grant
Filed:
April 19, 2001
Date of Patent:
October 2, 2007
Assignee:
Semiconductor Energy Laboratory Co., Ltd.
Abstract: There is provided a semiconductor device having TFTs whose thresholds can be controlled. There is provided a semiconductor device including a plurality of TFTs having a back gate electrode, a first gate insulation film, a semiconductor active layer a second gate insulation film and a gate electrode, which are formed on a substrate, wherein an arbitrary voltage is applied to the back gate electrode.
Type:
Grant
Filed:
January 14, 2005
Date of Patent:
July 24, 2007
Assignee:
Semiconductor Energy Laboratory Co., Ltd.
Inventors:
Shunpei Yamazaki, Jun Koyama, Setsuo Nakajima, Naoya Sakamoto
Abstract: The present invention provides a semiconductor technology capable of suppressing an increase in threshold voltage of a transistor and, also, improving a withstand voltage between a source region and a drain region. Source and drain regions of a p channel type MOS transistor are formed in an n? type semiconductor layer in an SOI substrate. In addition, an n type impurity region is formed in the semiconductor layer. The impurity region is formed over the entire bottom of the source region at a portion directly below this source region, and is also formed directly below the semiconductor layer between the source region and the drain region. A peak position of an impurity concentration in the impurity region is set below a lowest end of the source region at a portion directly below an upper surface of the semiconductor layer between the source region and the drain region.