Decoding Patents (Class 326/105)
-
Patent number: 7863938Abstract: An address decoder that sets an address of a module connected to a bus includes a level comparator, an edge detector, and an output decoder. The level comparator compares an SDA signal, which is input to an SDA terminal, with an address selection signal, which is input to an ADDR terminal, and outputs a comparison result. When the two signals match, the comparison is repeated until slave addresses are all received. When the two signals do not match, subsequent comparisons are not performed. The edge detector detects an edge of the address selection signal input to the ADDR terminal. The output decoder sets an address corresponding to the connected destination of the ADDR terminal to determine an address of a slave module connected to the address decoder.Type: GrantFiled: February 11, 2010Date of Patent: January 4, 2011Assignee: Freescale Semiconductor, Inc.Inventor: Toshiaki Ito
-
Publication number: 20100308858Abstract: A memory cell mat is divided into a plurality of entries, and an arithmetic logic unit is arranged corresponding to each entry. Between the entries and the corresponding arithmetic logic units, arithmetic/logic operation is executed in bit-serial and entry-parallel manner. Where parallel operation is not very effective, data is transferred in entry-serial and bit-parallel manner to a group of processors provided at a lower portion of the memory mat. In this manner, a large amount of data can be processed at high speed regardless of the contents of operation or data bit width.Type: ApplicationFiled: August 16, 2010Publication date: December 9, 2010Applicant: Renesas Technology Corp.Inventors: Hideyuki NODA, Kazunori Saitoh, Kazutami Ariomoto, Katsumi Dosaka
-
Publication number: 20100301902Abstract: A normally operable decoder circuit is obtained without entailing a delay in decoding operation, an increase in circuit area, and an increase in circuit design cost. An NMOS transistor in a high-voltage circuit portion is inserted between the output of a NAND gate and a node, and receives an input signal at the gate electrode thereof. A load current generating portion in the high-voltage circuit portion includes PMOS transistors coupled in series between a high power supply voltage and the node. One of the PMOS transistor receives a control signal at the gate electrode thereof. The other PMOS transistor receives a control signal at the gate electrode thereof. An inverter receives a signal obtained from the node as an input signal, and outputs the inverted signal thereof as an output signal.Type: ApplicationFiled: July 28, 2010Publication date: December 2, 2010Applicant: RENESAS TECHNOLOGY CORP.Inventors: Mitsuhiro TOMOEDA, Makoto Muneyasu, Masahiro Hosoda
-
Patent number: 7839164Abstract: An apparatus having a plurality of first circuits, second circuits, third circuits and fourth circuits is disclosed. The first circuits may be configured to generate a plurality of first signals in response to (i) a priority signal and (ii) a request signal. The second circuits may be configured to generate a plurality of second signals in response to the first signals. The third circuits may be configured to generate a plurality of enable signals in response to the second signals. The fourth circuits may be configured to generate collectively an output signal in response to (i) the enable signals and (ii) the request signal. A combination of the first circuits, the second circuits, the third circuits and the fourth circuits generally establishes a programmable priority encoder. The second signals may be generated independent of the enable signals.Type: GrantFiled: May 14, 2009Date of Patent: November 23, 2010Assignee: LSI CorporationInventors: Mikhail Grinchuk, Anatoli Bolotov, Sergei B. Gashkov, Lav D. Ivanovic
-
Patent number: 7821299Abstract: A matrix decoder is provided, which includes a plurality of first level shifters, a plurality of second level shifters, and a demultiplexer. The first level shifters and the second level shifters boost the voltages of inputted signals to the voltages required by high voltage components and output the boosted signals. One of the first level shifters receives a first logic state and outputs a fifth logic state. Each of the other first level shifters receives a second logic state and outputs a sixth logic state. One of the second level shifters receives a third logic state and outputs a seventh logic state. Each of the other second level shifters receives a fourth logic state and outputs an eighth logic state. The demultiplexer outputs a ninth logic state and a plurality of tenth logic states according to the logic states outputted by the first level shifters and the second level shifters.Type: GrantFiled: September 19, 2006Date of Patent: October 26, 2010Assignee: Novatek Microelectronics Corp.Inventor: Shang-I Liu
-
Patent number: 7821298Abstract: A method for and the results of implementing a tree of multiplexing are disclosed. At each level of the tree, a sum-of-products or a product-of-sums representation is chosen to maximize inter-level optimizations.Type: GrantFiled: August 10, 2008Date of Patent: October 26, 2010Inventor: Eric Mahurin
-
Patent number: 7823003Abstract: An input circuit is provided for coupling to a source-synchronous multi-level bus carrying data, clock, and complementary clock signals. The clock and complementary clock signals have a less than full voltage swing than the data signal so they can act as reference voltages for the data signal. The circuit includes a first differential receiver having inputs coupled to the data and the clock signals, a second differential receiver having inputs coupled to the data signal and a reference signal, and a third differential receiver having inputs coupled to the data and the complementary clock signals. The circuit further includes first, second, and third flip-flops having data inputs coupled to outputs of the first, the second, and the third differential receivers, and clock inputs coupled to a delayed clock signal generated from the clock and the complementary clock signals. The outputs of the flip-flops determine the level of the data signal.Type: GrantFiled: January 23, 2007Date of Patent: October 26, 2010Assignee: 3PAR, Inc.Inventor: Christopher Cheng
-
Patent number: 7813368Abstract: A communication system includes master and slave controllers, a local device connected to the slave controller, and a communication cable having a pair of wires and connected between the master and slave controllers. The master controller feeds a first DC voltage to the slave controller via the communication cable and communicates with the slave controller by changing the first DC voltage such that voltages on the wires of the communication cable are opposite in phase. The slave controller generates a second DC voltage from the first DC voltage and feeds the second DC voltage to the local device. When the master and slave controllers communicate with each other, the slave controller changes the second DC voltage such that voltages on terminals of the local device are opposite in phase and vary synchronously with the voltages on the communication cable.Type: GrantFiled: April 18, 2007Date of Patent: October 12, 2010Assignee: Denso CorporationInventor: Kouji Ootaka
-
Publication number: 20100231262Abstract: An address decoder that sets an address of a module connected to a bus includes a level comparator, an edge detector, and an output decoder. The level comparator compares an SDA signal, which is input to an SDA terminal, with an address selection signal, which is input to an ADDR terminal, and outputs a comparison result. When the two signals match, the comparison is repeated until slave addresses are all received. When the two signals do not match, subsequent comparisons are not performed. The edge detector detects an edge of the address selection signal input to the ADDR terminal. The output decoder sets an address corresponding to the connected destination of the ADDR terminal to determine an address of a slave module connected to the address decoder.Type: ApplicationFiled: February 11, 2010Publication date: September 16, 2010Applicant: FREESCALE SEMICONDUCTOR, INC.Inventor: Toshiaki ITO
-
Patent number: 7795922Abstract: A normally operable decoder circuit is obtained without entailing a delay in decoding operation, an increase in circuit area, and an increase in circuit design cost. An NMOS transistor in a high-voltage circuit portion is inserted between the output of a NAND gate and a node, and receives an input signal at the gate electrode thereof. A load current generating portion in the high-voltage circuit portion includes PMOS transistors coupled in series between a high power supply voltage and the node. One of the PMOS transistor receives a control signal at the gate electrode thereof. The other PMOS transistor receives a control signal at the gate electrode thereof. An inverter receives a signal obtained from the node as an input signal, and outputs the inverted signal thereof as an output signal.Type: GrantFiled: January 29, 2009Date of Patent: September 14, 2010Assignee: Renesas Electronics CorporationInventors: Mitsuhiro Tomoeda, Makoto Muneyasu, Masahiro Hosoda
-
Patent number: 7768316Abstract: A decoder circuit comprises: first decoder section that decodes an m-bit address signal portion of an (m+n)-bit address signal; and a second decoder section that decodes an n-bit address signal portion of the (m+n)-bit address signal, the first decoder section including a first AND operation circuit section that outputs signals that indicate a decoding result of the m-bit address signal portion, and a second AND operation circuit section that outputs signals that indicate a decoding result of part of the m-bit address signal portion, and the second decoder section including a third AND operation circuit section that outputs signals that indicate a decoding result of the n-bit address signal portion, and a fourth AND operation circuit section that outputs signals that indicate a decoding result of part of the n-bit address signal portion.Type: GrantFiled: February 20, 2009Date of Patent: August 3, 2010Assignee: Seiko Epson CorporationInventors: Yuichi Toriumi, Motoaki Nishimura, Takeshi Nomura
-
Patent number: 7741879Abstract: An apparatus for generating a constant logical value in an integrated circuit includes a first logic network having n outputs, the n outputs providing 2n possible output combinations, where the n outputs assume a state that is a subset of the 2n possible output combinations and a second logic network configured to generate at least one constant logic signal when the n outputs assume any state that is part of the subset of the 2n possible output combinations.Type: GrantFiled: February 22, 2007Date of Patent: June 22, 2010Assignee: Avago Technologies Enterprise IP (Singapore) Pte. Ltd.Inventors: Robert Harry Miller, Jr., Gilbert Yoh, Robert J. Martin
-
Publication number: 20100141301Abstract: Disclosed is a logic circuit includes a first NAND gate that receives a first pulse signal and a first selection signal, a first inverter gate that inverts an output signal of the first NAND gate to output a resulting signal, a second NAND gate that receives a second pulse signal and the first selection signal, a second inverter gate that inverts an output signal of the second NAND gate, a first PMOS transistor with a drain terminal connected to an output of the first NAND gate, a gate terminal connected to an output of the second NAND gate and a source terminal connected to a power supply voltage, and a first NMOS transistor with a drain terminal connected to an output of the first inverter gate, a gate terminal connected to an output of the second inverter gate and a source terminal connected to a ground potential.Type: ApplicationFiled: December 12, 2007Publication date: June 10, 2010Inventor: Koichi Takeda
-
Patent number: 7719319Abstract: In a dynamic flip-flop circuit with a data selection function, for example, when data having an H value is selected using a selection signal, a first node N1 is L, a second node N2 of a second dynamic circuit is H, so that an output signal has an H level. In this case, when none of a plurality of pieces of data is selected using a selection signal, the first node N1 is H, so that the electric charge of the second node N2 is discharged and the output signal erroneously has an L level. However, in this case, an output node N3 is H and a fourth node N4 is L, so that an n-type transistor of the second dynamic circuit is turned OFF, thereby preventing the second node N2 from being discharged. Therefore, a normal operation is performed while securing a satisfactorily high-speed operation even when none of the pieces of data is selected.Type: GrantFiled: August 6, 2008Date of Patent: May 18, 2010Assignee: Panasonic CorporationInventor: Masaya Sumita
-
Patent number: 7710158Abstract: A command decoder generates a command signal based on first to fourth control signals in response to a second chip select signal generated by delaying a first chip select signal for a predetermined interval.Type: GrantFiled: October 2, 2008Date of Patent: May 4, 2010Assignee: Hynix Semiconductor Inc.Inventor: Eun Ryeong Lee
-
Publication number: 20100103155Abstract: Disclosed are a multi-functional integrated circuit and a source driver having the same. The integrated circuit (IC) chip includes: a first high-voltage transistor configured to precharge a storage node in response to a first control signal; a decoding unit configured to decode a plurality of input signals to output the decoded signal to the storage node; and a second high-voltage transistor configured to transfer an output of the decoding unit to the storage node in response to a second control signal.Type: ApplicationFiled: October 13, 2009Publication date: April 29, 2010Inventor: Masato NISHIMURA
-
Patent number: 7693701Abstract: A configurable, low power high fan-in multiplexer (MUX) and design structure thereof are disclosed. The MUX circuit includes multiple current control elements, which each include multiple inverters coupled to a transmission gate. Each current control element receives a data signal and a select signal that corresponds to the data signal. If a select signal exceeds a threshold value (e.g., a logical “1”), the select signal deactivates a pull-up transistor (e.g., a p-type field effect transistor), and the transmission gate enables the corresponding data signal to provide input to a logic gate (e.g., a NAND gate) coupled to the output of the MUX. If the select signal does not exceed the threshold value, the select signal activates the pull-up transistor, and the transmission gate prevents the corresponding data signal from providing input to the logic gate.Type: GrantFiled: June 3, 2008Date of Patent: April 6, 2010Assignee: International Business Machines CorporationInventors: Owen Chiang, Christopher M. Durham, Peter J. Klim, James D. Warnock
-
Publication number: 20100033212Abstract: A method for and the results of implementing a tree of multiplexing are disclosed. At each level of the tree, a sum-of-products or a product-of-sums representation is chosen to maximize inter-level optimizations.Type: ApplicationFiled: August 10, 2008Publication date: February 11, 2010Inventor: Eric Mahurin
-
Patent number: 7656197Abstract: The decoder circuit includes: a power supply control circuit for supplying a first voltage; first and second transistors connected in series between the power supply control circuit and a first reference node; and third and fourth transistors connected between a connection node between the first and second transistors and a second reference node. The first transistor receives a first signal at its gate, and the second transistor receives a second signal corresponding to the first signal at its gate. The third transistor receives a third signal at its gate, and the fourth transistor receives a fourth signal corresponding to the third signal at its gate. The potential difference between the first voltage and the first reference node is smaller than the potential difference between the first reference node and the second reference node.Type: GrantFiled: December 24, 2008Date of Patent: February 2, 2010Assignee: Panasonic CorporationInventors: Akira Masuo, Norihiko Sumitani, Shigeo Houmura
-
Patent number: 7649801Abstract: The present invention relates to a column decoder for low power consumption in a semiconductor memory apparatus. The semiconductor device according to the present invention includes a column select signal decoder, which has a driving voltage input node and uses a driving voltage, for producing a plurality of column select signals by decoding a column select control signal; and a driving voltage supply controller for controlling a supply of the driving voltage to the driving voltage input node.Type: GrantFiled: March 12, 2007Date of Patent: January 19, 2010Assignee: Hynix Semiconductor, Inc.Inventor: Sang-Kwon Lee
-
Publication number: 20090295430Abstract: A methodology for describing an input-output behavior of a multi-level logic gate to process simultaneously a multiplicity of independent Boolean logic functions, with each Boolean function processing signals carried on an individual, separate channel. An embodiment may simultaneously process the same data with the same function or with different functions, multiple data with the same function, or multiple data with different functions. In addition, multi-level logic signals (having more than two levels) may be processed, so that a higher communication bandwidth may be obtained without necessarily increasing the number of traces (wires). Other embodiments are described and claimed.Type: ApplicationFiled: February 26, 2009Publication date: December 3, 2009Applicant: California Institute of TechnologyInventors: Adrian Stoica, Radu Andrei
-
Publication number: 20090237114Abstract: A normally operable decoder circuit is obtained without entailing a delay in decoding operation, an increase in circuit area, and an increase in circuit design cost. An NMOS transistor in a high-voltage circuit portion is inserted between the output of a NAND gate and a node, and receives an input signal at the gate electrode thereof. A load current generating portion in the high-voltage circuit portion includes PMOS transistors coupled in series between a high power supply voltage and the node. One of the PMOS transistor receives a control signal at the gate electrode thereof. The other PMOS transistor receives a control signal at the gate electrode thereof. An inverter receives a signal obtained from the node as an input signal, and outputs the inverted signal thereof as an output signal.Type: ApplicationFiled: January 29, 2009Publication date: September 24, 2009Inventors: Mitsuhiro TOMOEDA, Makoto MUNEYASU, Masahiro HOSODA
-
Patent number: 7586334Abstract: The present invention relates to a circuit arrangement for processing a dual-rail signal, comprising data inputs for feeding at least one dual-rail data input signal, and respective data outputs for outputting a dual-rail data output signal using the at least one dual-rail data input signal. The circuit arrangement is designed in such a way that a dual-rail output signal with physical values corresponding to the physical values of the data input of the dual-rail data input signal is output at the data outputs when the dual-rail data input signal is fed to the data inputs with the same physical values for at least one signal pair.Type: GrantFiled: March 27, 2006Date of Patent: September 8, 2009Assignee: Infineon Technologies AGInventor: Roth Manfred
-
Publication number: 20090212820Abstract: A decoder circuit comprises: first decoder section that decodes an m-bit address signal portion of an (m+n)-bit address signal; and a second decoder section that decodes an n-bit address signal portion of the (m+n)-bit address signal, the first decoder section including a first AND operation circuit section that outputs signals that indicate a decoding result of the m-bit address signal portion, and a second AND operation circuit section that outputs signals that indicate a decoding result of part of the m-bit address signal portion, and the second decoder section including a third AND operation circuit section that outputs signals that indicate a decoding result of the n-bit address signal portion, and a fourth AND operation circuit section that outputs signals that indicate a decoding result of part of the n-bit address signal portion.Type: ApplicationFiled: February 20, 2009Publication date: August 27, 2009Applicant: SEIKO EPSON CORPORATIONInventors: Yuichi TORIUMI, Motoaki NISHIMURA, Takeshi NOMURA
-
Patent number: 7557617Abstract: A digital decoder is provided that produces true and complementary output signals. The digital decoder may be formed from n-channel and p-channel metal-oxide-semiconductor transistors. The digital decoder produces four true outputs and four complementary outputs from two inputs. A first of the true outputs and a first of the complementary outputs are provided using a NOR gate and an inverter. A NAND gate and an inverter are used to provide a second of the true outputs and a second of the complementary outputs. Third and fourth complementary outputs are produced using first and second logic circuits. The first and second logic circuits are powered using only a positive power supply voltage. Third and fourth true outputs are produced using third and fourth logic circuits. The third and fourth logic circuits are powered using only a ground power supply voltage. The logic circuits each include an n-channel and p-channel transistor pair.Type: GrantFiled: January 3, 2007Date of Patent: July 7, 2009Assignee: Altera CorporationInventor: Vincent Leung
-
Patent number: 7545178Abstract: A signal encoder and a signal decoder involves the signal encoder for receiving a data signal and a clock signal, including a first code output terminal and a second code output terminal. When the data signal is logic one, the signal encoder outputs a modulated signal through the first code output terminal, and outputs a fixed level signal through the second code output terminal. When the data signal is logic zero, the signal encoder outputs the fixed level signal through the first code output terminal, and outputs the modulated signal through the second code output terminal. The signal decoder converts the modulated signal and the fixed level signal output from the signal encoder into the data signal and the clock signal.Type: GrantFiled: September 11, 2007Date of Patent: June 9, 2009Assignee: Macroblock, Inc.Inventors: Chi-Chang Hung, Yung-Sheng Wei, Meng-Hsiu Wei
-
Patent number: 7541843Abstract: A radio frequency identification (RFID) circuit including a semi-static flip-flop having a static storage time longer than its dynamic storage time. The RFID circuit may include a timing block circuit to provide a timing block clock signal to the semi-static flip-flop, the signal having a first clock state duration shorter than the dynamic storage time and a second clock state duration longer than the dynamic storage time.Type: GrantFiled: July 20, 2006Date of Patent: June 2, 2009Assignee: Impinj, Inc.Inventors: John D. Hyde, Dennis Kiyoshi Hara, David D. Dressler
-
Patent number: 7541836Abstract: Quad-state logic elements and quad-state memory elements are used to reduce the wiring density of integrated circuits. The resulting reduction in wiring interconnects between memories and logic elements results in higher speed, higher density, and lower power integrated circuit designs.Type: GrantFiled: December 11, 2007Date of Patent: June 2, 2009Assignee: Texas Instruments IncorporatedInventor: Lee D. Whetsel
-
Patent number: 7535260Abstract: A logic gate includes a first driver connected to a first power source, a first control transistor connected between a first node and a second power source to control a voltage of the first node, a second driver connected between a gate electrode of the first control transistor and the second power source, a third driver connected between the first power source and the second power source, a second control transistor connected between the third driver and the second power source, and having a first electrode connected to an output terminal, and a fourth driver arranged between a gate electrode of the second control transistor and the second power source, wherein the first control transistor, the second control transistor and each transistor of the first driver, the second driver, the third driver and the fourth driver are PMOS transistors.Type: GrantFiled: April 5, 2007Date of Patent: May 19, 2009Assignee: Samsung Mobile Display Co., Ltd.Inventor: Bo Yong Chung
-
Patent number: 7486113Abstract: The decoder circuit includes: a power supply control circuit for supplying a first voltage; first and second transistors connected in series between the power supply control circuit and a first reference node; and third and fourth transistors connected between a connection node between the first and second transistors and a second reference node. The first transistor receives a first signal at its gate, and the second transistor receives a second signal corresponding to the first signal at its gate. The third transistor receives a third signal at its gate, and the fourth transistor receives a fourth signal corresponding to the third signal at its gate. The potential difference between the first voltage and the first reference node is smaller than the potential difference between the first reference node and the second reference node.Type: GrantFiled: December 14, 2006Date of Patent: February 3, 2009Assignee: Panasonic CorporationInventors: Akira Masuo, Norihiko Sumitani, Shigeo Houmura
-
Patent number: 7479814Abstract: A circuit for frequency synthesis in an integrated circuit is described. The circuit comprises an oscillator circuit having a counter-controlled delay line. A delay register is coupled to the counter-controlled delay line. The delay register stores a delay value for the counter-controlled delay line. Finally, a phase synchronizer circuit, coupled to the oscillator circuit, controls the starting and stopping of the oscillator circuit. According to alternate embodiments, a control circuit is coupled to the oscillator circuit for changing the frequency synthesizer from a low frequency mode to a high frequency mode.Type: GrantFiled: June 29, 2005Date of Patent: January 20, 2009Assignee: Xilinx, Inc.Inventors: Alireza S. Kaviani, Maheen A. Samad
-
Publication number: 20080315920Abstract: A signal encoder and a signal decoder involves the signal encoder for receiving a data signal and a clock signal, including a first code output terminal and a second code output terminal. When the data signal is logic one, the signal encoder outputs a modulated signal through the first code output terminal, and outputs a fixed level signal through the second code output terminal. When the data signal is logic zero, the signal encoder outputs the fixed level signal through the first code output terminal, and outputs the modulated signal through the second code output terminal. The signal decoder converts the modulated signal and the fixed level signal output from the signal encoder into the data signal and the clock signal.Type: ApplicationFiled: September 11, 2007Publication date: December 25, 2008Applicant: MACROBLOCK, INC.Inventors: Chi-Chang HUNG, Yung-Sheng WEI, Meng-Hsiu WEI
-
Patent number: 7466164Abstract: A configurable, low power high fan-in multiplexer (MUX) is disclosed. The MUX circuit includes multiple current control elements, which each include multiple inverters coupled to a transmission gate. Each current control element receives a data signal and a select signal that corresponds to the data signal. If a select signal exceeds a threshold value (e.g., a logical “1”), the select signal deactivates a pull-up transistor (e.g., a p-type field effect transistor), and the transmission gate enables the corresponding data signal to provide input to a logic gate (e.g., a NAND gate) coupled to the output of the MUX. If the select signal does not exceed the threshold value, the select signal activates the pull-up transistor, and the transmission gate prevents the corresponding data signal from providing input to the logic gate.Type: GrantFiled: June 7, 2007Date of Patent: December 16, 2008Assignee: International Business Machines CorporationInventors: Owen Chiang, Christopher M. Durham, Peter J. Klim, James D. Warnock
-
Patent number: 7436219Abstract: A level shifter circuit includes: K level shifter units for receiving K input signals having a first voltage level range and outputting K output signals having a second voltage level range, wherein the second voltage level range is greater than the first voltage level range. Each level shifter unit is utilized to output an output signal at an output end and includes: a first switch, coupled between the output end and a first voltage source for controlling the electrical connection between the first voltage source and the output end according to an input signal; and (K?1) second switches, connected in parallel between the output end and a second voltage source, for respectively controlling its ON/OFF status according to (K?1) output signals except for the output signal. K is an integer.Type: GrantFiled: August 7, 2006Date of Patent: October 14, 2008Assignee: ILI Technology Corp.Inventors: Wei-Chieh Chen, Kai-Ming Liu, Chen-Hsien Han, Wei-Yang Ou, Sung-En Liu
-
Publication number: 20080211543Abstract: The present invention relates to a 4-level logic decoder for decoding n 4-level input data signals into n 2-bit signals. The 4-level logic decoder comprises n decoding circuits with each decoding circuit comprising comparison circuitries for comparing the 4-level input data signal with a clock signal and a one-bit data signal. In dependence upon the comparison results signals are provided to a decode logic circuit, which are indicative of a data bit value of the 4-level input data signal representing one of the clock signal, the one-bit data signal, and static values of the 4-level input data signal. In dependence upon the signals the decode logic circuit generates then a 2-bit output data signal. The 4-level logic decoder is easily implemented using simple circuit of logic components, which allow modeling using an HDL.Type: ApplicationFiled: July 21, 2006Publication date: September 4, 2008Applicant: NXP B.V.Inventor: Robert Gruijl
-
Patent number: 7417467Abstract: In a dynamic flip-flop circuit with a data selection function, for example, when data having an H value is selected using a selection signal, a first node N1 is L, a second node N2 of a second dynamic circuit is H, so that an output signal has an H level. In this case, when none of a plurality of pieces of data is selected using a selection signal, the first node N1 is H, so that the electric charge of the second node N2 is discharged and the output signal erroneously has an L level. However, in this case, an output node N3 is H and a fourth node N4 is L, so that an n-type transistor of the second dynamic circuit is turned OFF, thereby preventing the second node N2 from being discharged. Therefore, a normal operation is performed while securing a satisfactorily high-speed operation even when none of the pieces of data is selected.Type: GrantFiled: September 14, 2007Date of Patent: August 26, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventor: Masaya Sumita
-
Publication number: 20080197879Abstract: A programmable logic device including a plurality of logic elements organized in an array. Each of the logic elements includes an N-stage Look Up Table structure having 2N configuration bit inputs and a Look Up Table output. The first stage of the Look Up Table includes 2N tri-state buffers coupled to receive the 2N configuration bit inputs respectively. A decoder, configured from logic gates, is coupled to receive to one or more Look Up Table select signals and to generate a set of control signals to control the 2N tri-state buffers so that one or more of the 2N configuration bit inputs is selected by the first stage. The configuration bits are then provided to subsequent muxing stages in the Look Up Table.Type: ApplicationFiled: February 15, 2007Publication date: August 21, 2008Applicant: Altera CorporationInventor: Vincent Leung
-
Publication number: 20080180133Abstract: An expandable decoding circuit includes a latch unit, a latch result selecting unit, and at least one decoding circuit. The latch unit latches raw data and outputs the latch values and the latch inverse-values of the raw data. The latch result selecting unit composes the latch values and the latch inverse-values according to the target decoding value of the decoding unit to generate a pre-decoding value. The latch result selecting unit outputs the pre-decoding value to the corresponding decoding unit. The decoding circuit determines whether a decoding signal is outputted or not according to the pre-decoding value. Thereby, when a new function needs to be added to the deciding circuit, the present invention does not change the original decoding circuit and implements the decoding unit for the new function.Type: ApplicationFiled: January 29, 2007Publication date: July 31, 2008Inventors: Wen-Chi Hsu, Shu-Hua Kuo, Jia-Jou Tsai, Yu-Kuang Wu, Zhi-Wei Yang
-
Publication number: 20080126468Abstract: A decoding apparatus for Booth multiplication includes a NAND gate, a first and a second OR gate coupled to the NAND gate, a first and a second exclusive NOR gate coupled respectively to the OR gates, a clean-to-zero device coupled to the first and the second OR gates, and a send-one device coupled to the NAND gate. The clean-to-zero device permits the decoding apparatus to deliver a zero. The send-one device permits the decoding apparatus to deliver a one. The decoding apparatus supports both signed and unsigned Booth multiplications.Type: ApplicationFiled: August 9, 2006Publication date: May 29, 2008Inventors: Yuan-Ting Fu, Ching-Wei Yeh, Jinn-Shyan Wang
-
Patent number: 7378879Abstract: Systems and methods are disclosed herein for decoder applications. For example, in accordance with an embodiment of the present invention, an integrated circuit includes a decoder that receives a plurality of input signals and partially decodes the input signals based on their true and complement values to provide a plurality of decoded signals. The decoded signals, for example, may be utilized to control a multiplexer.Type: GrantFiled: June 20, 2005Date of Patent: May 27, 2008Assignee: Lattice Semiconductor CorporationInventors: Louis De La Cruz, Hemanshu T. Vernenker
-
Patent number: 7312627Abstract: A decoding circuit of an on die termination (ODT) control signal for stably performing an ODT operation. The decoding circuit includes: a latch unit for receiving a plurality of input signals and for holding previous output signals of the latch unit when the plurality of input signals are in predetermined logic levels; and a decoding unit for decoding output signals of the latch unit in order to control ODT operation.Type: GrantFiled: December 22, 2004Date of Patent: December 25, 2007Assignee: Hynix Semiconductor Inc.Inventor: Yong-Bok An
-
Patent number: 7279936Abstract: A logic basic cell, a logic basic cell arrangement, and a logic device. A logic basic cell is provided for forming a logic combination of two data signals in accordance with a logic function that can be selected by means of a plurality of logic selection elements, having four data signal inputs, to which two data signals and the logically complementary data signals thereof can be applied, and having six logic selection elements between the data signal inputs. At a data signal output, the logic combination of the two data signals in accordance with the logic function selected by means of the logic selection elements can be provided as output signal.Type: GrantFiled: December 7, 2004Date of Patent: October 9, 2007Assignee: Infineon Technologies AGInventors: Jörg Gliese, Tim Schönauer
-
Patent number: 7268591Abstract: A memory subsystem and a method of operating therefor. The memory subsystem includes a memory array having 2n locations. The memory subsystem includes an address decoder and rotation logic each coupled to receive bits of a first address having n address bits. The rotation logic is also coupled to receive m rotation bits indicating a number of locations the first address is to be shifted if the first address falls within a specified range of addresses. The rotation logic and the address decoder are configured to operate in parallel with each other. Address selection logic is coupled to receive a first plurality of outputs from the address decoder and a second plurality of outputs from the rotation logic and is further configured to select a second address based on the first and second pluralities of outputs.Type: GrantFiled: November 15, 2005Date of Patent: September 11, 2007Assignee: Advanced Micro Devices , Inc.Inventors: Jan-Michael Huber, Michael K. Ciraula
-
Patent number: 7245158Abstract: A circuit wiring layout in a semiconductor memory device comprises first and second p-type MOS transistors having channels connected to each other in series, and first and second n-type MOS transistors having sources connected in parallel to a drain of the second p-type MOS transistor, the p- and n-type MOS transistors forming a decoder NOR gating portion. The first and second n-type MOS transistors having drains connected to first and second main lines, respectively, and sources connected to a section line. The first and second p-type MOS transistors having gates to which select signals for first and second accesses are applied, respectively. The first and second p-type MOS transistors share an active junction with each other in a first area. The first and second n-type MOS transistors are spaced from the first area in a direction of the section line and have independent active junctions.Type: GrantFiled: November 3, 2005Date of Patent: July 17, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Hyang-Ja Yang, Ji-Suk Kwon, Hwa-Jin Kim
-
Patent number: 7221185Abstract: In one aspect of the invention, a circuit for generating addresses for memory initialization within a programmable logic device (PLD) is provided. The circuit includes input registers, which are loaded and unloaded with data triggered by the edge of a clock. The circuit further includes multiplexers, where the multiplexers are capable of receiving output of the input registers and encoded programmable addresses. The multiplexer generates encoded row addresses for a wordline of a memory within the PLD. The circuit includes a decoder to decode the encoded row addresses for the wordline of the memory.Type: GrantFiled: February 1, 2005Date of Patent: May 22, 2007Assignee: Altera CorporationInventors: Haiming Yu, Wei Yee Koay
-
Patent number: 7212062Abstract: CMOS circuitry used to multiplex between data inputs suffers from high sensitivity to power supply noise, resulting in delay variations. By utilizing current controlled inverters in a multiplexer structure, power supply insensitivity can be achieved with either of two multiplexing methods. The first method places switches on the data inputs while the second places the switches on the analog bias voltages inherent to a current controlled inverter.Type: GrantFiled: February 10, 2005Date of Patent: May 1, 2007Assignee: International Business Machines CorporationInventors: Michael A. Sperling, Seongwon Kim, Paul D. Muench, Hector Saenz
-
Patent number: 7199619Abstract: A circuit for a high speed digital multiplexer has an active load circuit connected to an output of the digital multiplexer. The active load circuit loads the multiplexer output with a transimpedance stage with low input resistance to reduce the RC time constant at the multiplexer output. The active load circuit may be based on two active devices connected to the multiplexer output so as to form a differential cascode circuit.Type: GrantFiled: September 20, 2004Date of Patent: April 3, 2007Assignee: Analog Devices, Inc.Inventor: Kimo Y. F. Tam
-
Patent number: 7181966Abstract: A capacitance type humidity sensor includes: a detection substrate including a detection portion on a first side of the detection substrate; and a circuit board including a circuit portion. The detection portion detects humidity on the basis of capacitance change of the detection portion. The circuit portion processes the capacitance change as an electric signal. The detection substrate further includes a sensor pad on a second side of the detection substrate. The sensor pad is electrically connected to the detection portion through a conductor in a through hole of the detection substrate.Type: GrantFiled: September 8, 2005Date of Patent: February 27, 2007Assignees: Nippon Soken, Inc., Denso CorporationInventors: Toshiki Isogai, Masato Ishihara, Michitaka Hayashi, Toshikazu Itakura
-
Patent number: 7176725Abstract: A decoder circuit includes a pulse powered stage having a plurality of fan-in inputs thereto, a dynamic stage fed by the pulse powered stage, and a replica node selectively coupled to an output node of the pulse powered stage by a pass device. The pass device and the dynamic stage are controlled by a clock signal so as to enable a self-timed evaluation of the pulse-powered stage with a clocked enablement of the dynamic stage.Type: GrantFiled: February 4, 2005Date of Patent: February 13, 2007Assignee: International Business Machines CorporationInventors: James W. Dawson, Donald W. Plass, Kenneth J. Reyer
-
Patent number: 7170320Abstract: A decoder circuit includes a pulse powered stage having a plurality of fan-in inputs thereto, a dynamic stage fed by the pulse powered stage, and a replica node selectively coupled to an output node of the pulse powered stage by a pass device. The pass device and the dynamic stage are controlled by a clock signal so as to enable a self-timed evaluation of the pulse-powered stage with a clocked enablement of the dynamic stage. A pull up device restores the dynamic stage to a precharged condition, the pull up device controlled by a second clock signal independent of the first clock signal.Type: GrantFiled: February 4, 2005Date of Patent: January 30, 2007Assignee: International Business Machines CorporationInventors: James W. Dawson, Thomas J. Knips, Donald W. Plass, Kenneth J. Reyer