Bias Or Power Supply Level Stabilization Patents (Class 326/33)
-
Patent number: 8436678Abstract: A low leakage power management system is provided. An external voltage domain is selectively coupled to the internal voltage domain of an integrated circuit according to demand for the functions provided by the integrated circuit. An external voltage VDD is connected to the internal supply voltage plane of the integrated circuit when the integrated circuit is active. The external supply voltage VDD is disconnected from the integrated circuit chip during idle periods. A plurality of switch cells may be provided for connecting the external voltage VDD to the integrated circuit. A multi-step sequence is provided for connecting the external supply voltage VDD to the chip's internal supply voltage plane to prevent excessive current from flowing through any individual switch cell.Type: GrantFiled: July 13, 2012Date of Patent: May 7, 2013Assignee: Marvell International Ltd.Inventors: Bo Wang, Younghua Song
-
Patent number: 8436648Abstract: A sequential voltage output circuit is connected between a power supply and a number of loads. The voltage sequence output circuit includes a complex programmable logic device (CPLD) and a number of switching circuits. When the CPLD receives a power on signal, the CPLD outputs a number of control signals sequentially through a number of outputs. When a switching circuit receives a control signal from the CPLD, the switching circuit allows the power supply to supply power to a corresponding load.Type: GrantFiled: December 29, 2011Date of Patent: May 7, 2013Assignees: Hong Fu Jin Precision Industry (ShenZhen) Co., Ltd., Hon Hai Precision Industry Co., Ltd.Inventors: Wei Pang, Cheng-Fei Weng
-
Patent number: 8421499Abstract: In an embodiment, an integrated circuit includes a power gated block and a power manager circuit. The power manager circuit is configured to provide a block enable signal and at least one select signal to the power gated block. The power manager may generate the select signal responsive to various parameters that affect the speed of the integrated circuit, such as power supply voltage magnitude, operating temperature, and/or process corner. The power gated block may control the rate at which power switches are enabled based on the select signal or signals. For example, the power switches may be enabled in a more parallel or more serial fashion and/or the drive strength of block enable buffering to the power switches may be varied. In another embodiment, the power manager circuit may assert multiple block enables to the power gated block (which are connected to separate sets of power switches), and may control the timing of assertion of the enables to control the rate at which power switches are enabled.Type: GrantFiled: February 15, 2010Date of Patent: April 16, 2013Assignee: Apple Inc.Inventors: Toshinari Takayanagi, Shingo Suzuki, Jung-Cheng Yeh, Conrad H. Ziesler
-
Patent number: 8421527Abstract: The present invention is directed to perform fine low-voltage control without largely increasing the circuit layout area in a low-power consumption structure. In the case of shifting a region to a low-speed mode, a system controller outputs a request signal and an enable signal to a power switch controller and a low-power drive circuit, respectively, to turn off a power switch and to perform a control so that the voltage level of a virtual reference potential becomes about 0.2 V to about 0.3V. The region operates on voltages between a power supply voltage and a virtual reference potential, so that it is controlled in the low-speed mode.Type: GrantFiled: July 30, 2012Date of Patent: April 16, 2013Assignee: Renesas Electronics CorporationInventors: Toshio Sasaki, Kazuki Fukuoka, Ryo Mori, Yoshihiko Yasu
-
Publication number: 20130082734Abstract: Provided is a logic circuit that can reduce the variation of a power supply voltage supplied thereto and a semiconductor integrated circuit including the logic circuit. The logic circuit includes a buffer unit, a voltage detection unit, and a switch unit. The buffer unit is connected between a first power supply or a voltage regulator and a second power supply to receive power supply, and outputs a signal having the same or inverted logic level as an input signal to an output terminal. The voltage detection unit detects a voltage at the output terminal and outputs a detection signal based on a detection result. The switch unit connects the buffer unit to the first power supply or the voltage regulator in accordance with the detection signal.Type: ApplicationFiled: September 11, 2012Publication date: April 4, 2013Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Tatsuya URAKAWA
-
Publication number: 20130069690Abstract: A power control circuit is connected between a power supply voltage and a logic circuit to switch power supplied to the logic circuit. The power control circuit includes a plurality of first power gating cells (PGCs) receiving an external mode change signal in parallel, at least one second PGC connected with one first PGC, at least one third PGC connected with the at least one second PGC, and at least one fourth PGC connected with the at least one third PGC. The second power gating cell, the third PGC, and/or the fourth PGC may include a plurality of gating cells. At least one of the second, third, and fourth pluralities has power gating cells connected in series. Each of the first through fourth PGCs switches power supplied in response to the mode change signal.Type: ApplicationFiled: September 5, 2012Publication date: March 21, 2013Inventors: Hyung Ock KIM, Jae Han JEON, Jung Yun CHOI, Hyo Sig WON, Kyu Myung CHOI
-
Patent number: 8390369Abstract: A method and an electronic circuit, the electronic circuit includes: a module that comprises multiple flip-flops and a control signal providing circuit; a power management circuit arranged to provide to the module a supply voltage of a functional level when the module is in a functional mode, and to provide to the module a supply voltage of an idle level when the module is in an idle mode; wherein the control signal providing circuit is arranged to provide to the multiple flip-flops, when the module is in the functional mode, a control signal that facilitates a state change of each of the multiple flip-flops; wherein the control signal providing circuit is arranged to provide to the multiple flip-flops, when the module is in the idle mode, a control signal that prevents a state change of each of the multiple flip-flops; wherein the each of the control signal providing circuit and a plurality of flip-flops of the multiple flip-flops comprises at least one hybrid circuit that comprises a low-threshold transistoType: GrantFiled: August 5, 2010Date of Patent: March 5, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Michael Priel, Anton Rozen, Yaakov Seidenwar
-
Patent number: 8362827Abstract: A semiconductor device includes two functional circuits, PMOS transistors and NMOS transistors. The PMOS transistors control whether or not a power supply potential is to be delivered to functional circuits, and the NMOS transistors control whether or not a power supply potential GND is to be delivered to the functional circuits. An external terminal supplied with a third power supply potential and another external terminal is supplied with a fourth power supply potential higher than the third power supply potential. A power supply control circuit delivers a control signal, having the fourth power supply potential as amplitude, to transistors to control the electrically conducting state or the electrically non-conducting state of transistors. The power supply control circuit also delivers a control signal, having the third power supply potential as amplitude, to transistors to control the electrically conducting or non-conducting state of the NMOS transistors.Type: GrantFiled: January 13, 2010Date of Patent: January 29, 2013Assignee: Elpida Memory, Inc.Inventors: Kenji Takahashi, Kiyohiro Furutani
-
Patent number: 8334708Abstract: Example driver circuits can utilize shared-charge recycling charge pump structures. In particular, an example shared-charge recycling process may be applied to a clock buffer and charge transfer cells of the charge pump in a driver circuit. An example recycling process may include recycling of shared charges between the capacitors/capacitances in the charge transfer cells. An example recycling process may use the charges in one or more capacitors to charge one or more other capacitors before the charges are wasted or otherwise discharged to ground. Such recycling may significantly reduce the power consumption of the charge pump while still providing a high output voltage level, according to an example embodiment of the invention.Type: GrantFiled: July 29, 2011Date of Patent: December 18, 2012Assignee: Samsung Electro-MechanicsInventors: Jeongwon Cha, Taejoong Song, Changhyuk Cho, Minsik Ahn, Chang-Ho Lee, Wangmyong Woo, Jae Joon Chang
-
Patent number: 8330487Abstract: The semiconductor device may include, but is not limited to, a first switching circuit, a second switching circuit, and a control circuit. The first switching circuit switches between first and second states. The second switching circuit switches between the first and second states. The second switching circuit reduces a first power impedance across the first switching circuit. The control circuit is coupled to the first and second switching circuits. The control circuit keeps the first switching circuit in the first state. The control circuit switches the second switching circuit from the second state to the first state.Type: GrantFiled: September 9, 2009Date of Patent: December 11, 2012Assignee: Elpida Memory, Inc.Inventor: Hiromasa Noda
-
Patent number: 8314634Abstract: Techniques are provided to reduce glitches at an output signal node when a device is switched to and from a low power operation mode. In one example, a method of operating a device includes providing power to operate a signal source of the device during a normal operation mode of the device. The method also includes passing an output signal from the signal source through a signal path to an output node during the normal operation mode. The method also includes receiving an operation mode signal to switch the device from the normal operation mode to a low power operation mode. The method also includes disabling the signal path to prevent glitches from appearing at the output node during the switch from the normal operation mode to the low power operation mode. The method also includes continuing providing power to the signal source until after the signal path is disabled.Type: GrantFiled: April 4, 2011Date of Patent: November 20, 2012Assignee: Lattice Semiconductor CorporationInventors: Barry Britton, Richard Booth, Yang Xu, Tawei David Li
-
Patent number: 8253481Abstract: The present invention is directed to perform fine low-voltage control without largely increasing the circuit layout area in a low-power consumption structure. In the case of shifting a region to a low-speed mode, a system controller outputs a request signal and an enable signal to a power switch controller and a low-power drive circuit, respectively, to turn off a power switch and to perform a control so that the voltage level of a virtual reference potential becomes about 0.2 V to about 0.3V. The region operates on voltages between a power supply voltage and a virtual reference potential, so that it is controlled in the low-speed mode.Type: GrantFiled: September 25, 2011Date of Patent: August 28, 2012Assignee: Renesas Electronics CorporationInventors: Toshio Sasaki, Kazuki Fukuoka, Ryo Mori, Yoshihiko Yasu
-
Patent number: 8232819Abstract: Disclosed is a closed-loop feedback system for controlling the soft error rate (SER) due to radiation strikes on electronic circuitry. A variable sensitivity soft error rate detector provides and output corresponding to the soft error rate. This output is supplied to a voltage control. The output of the voltage control is fed back to the sensitivity control of the sensor—thus forming a feedback loop. The output of the voltage control may be the power supply of the soft error rate sensor. The output of the soft error rate sensor may also be used to enable and disable fault tolerant schemes or alert a user.Type: GrantFiled: December 2, 2009Date of Patent: July 31, 2012Assignee: LSI CorporationInventors: Mark F. Turner, Jeffrey S. Brown
-
Patent number: 8198910Abstract: Apparatus, systems, and methods are disclosed that operate to drive an output with a data signal and to boost a potential of the output in response to a boost signal. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: December 6, 2010Date of Patent: June 12, 2012Assignee: Micron Technology, Inc.Inventor: Gregory King
-
Patent number: 8183884Abstract: An output driving device prevents an inflow of external current through an output terminal even when there is no power supply. The output driving device includes an output circuit that maintains an output terminal at a low impedance state by receiving a supply of power in an output drive operation and maintains the output terminal at a high impedance state by receiving the supply of power in a non-output drive operation and a leakage prevention unit coupled to the output terminal of the output circuit, the leakage prevention unit preventing a current inflow to the output circuit through the output terminal when the supply of power is not supplied to the output circuit.Type: GrantFiled: May 6, 2009Date of Patent: May 22, 2012Assignee: Samsung Electronics Co., Ltd.Inventor: Dong-Il Jung
-
Patent number: 8125244Abstract: A low voltage electronic module interface, with a low voltage interface for an electronic module receiving a constant current from a body control module, the interface including a reverse current protection circuit 152; and a switch 154 operably connected in series with the reverse current protection circuit 152, the switch 154 being responsive to a status signal 144. The reverse current protection circuit 152 and the switch 154 form a low voltage electronic module interface circuit 150 having a resistance; and the resistance is selected so voltage across the low voltage electronic module interface circuit 150 is less than 2.70 Volts when the switch 154 is closed and the constant current 124 flows through the low voltage electronic module interface circuit 150.Type: GrantFiled: August 15, 2007Date of Patent: February 28, 2012Assignee: Koninklijke Philips Electronics N.V.Inventors: Srinivasa Baddela, Aly Aboulnaga
-
Patent number: 8106680Abstract: Apparatuses for reducing power consumption in a programmable logic device (PLD) with a self power down mechanism are disclosed. Methods and a machine readable medium for restoring a prior known state are provided. The prior known state is stored in a memory module before the PLD is powered down and the same state is restored from the memory module when the PLD is powered up. The memory module may be an internal or an external non-volatile or volatile memory source. One sector of the memory may be used to store the previous known state. The memory sector can be partitioned into different sections. One section may be used as a header section associated with a data storage section. Partitioning the memory sector into different sections and utilizing multiple addresses from each section ensure less read and write cycles during the powering down and the powering up of the PLD.Type: GrantFiled: July 11, 2008Date of Patent: January 31, 2012Assignee: Altera CorporationInventor: Chee Wai Yap
-
Patent number: 8102187Abstract: An integrated circuit (IC) includes self-calibrating programmable digital logic circuitry. The IC includes at least one programmable digital logic cell, wherein the first programmable digital logic cell provides (i) a plurality of different accessible circuit configurations or (ii) a voltage level controller. A self-calibration system is provided that includes at least one reference device, a measurement device for measuring at least one electrical performance parameter that can affect a processing speed of the first programmable digital logic cell or at least one parameter that can affect the electrical performance parameter using the reference device to obtain calibration data. A processing device maps the calibration data or a parameter derived therefrom to generate a control signal that is operable to select from the plurality of different accessible circuit configurations or a voltage level output to change the processing speed of the programmable digital logic cell.Type: GrantFiled: April 30, 2009Date of Patent: January 24, 2012Assignee: Texas Instruments IncorporatedInventors: Anuj Batra, Srinivas Lingam, Kit Wing S. Lee, Clive D. Bittlestone, Ekanayake A. Amerasekera
-
Patent number: 8102159Abstract: A power distributor includes a large reservoir capacitor, a switch coupled between at least one power supply line and the large reservoir capacitor, and a controller configured to turn on or off the switch based on whether a circuit block connected to the power supply line is in operation or not.Type: GrantFiled: April 24, 2009Date of Patent: January 24, 2012Assignee: Hynix Semiconductor Inc.Inventor: Kun-Woo Park
-
Publication number: 20110316582Abstract: A semiconductor chip includes a first power supply line and a second power supply line. A first switch is coupled between the first power supply line and the second power supply line, and a second switch is coupled between the first power supply line and the second power supply line. A circuit is coupled to the second power supply line. A first control signal line is coupled to the first switch, and a second control signal line coupled to the second switch. A logic gate is coupled to the first and the second control signal lines and a terminal is coupled to the logic gate to output a signal to an outside of the semiconductor chip.Type: ApplicationFiled: August 30, 2011Publication date: December 29, 2011Applicant: RENESAS ELECTRONICS CORPORATIONInventor: Yasuhiro Oda
-
Patent number: 8081011Abstract: Disclosed is a circuit for adjusting a voltage supplied to an IC by a power supply circuit that produces a regulated-output voltage based on an output-control signal generated by a resistive voltage divider. The circuit includes a PVT detector configured to generate an interface control signal and an interface circuit (i) connected to PVT detector and to the resistive voltage divider and (ii) configured to adjust its resistance in response to the interface control signal. Adjusting the resistance of the interface circuit causes the voltage of the output-control signal to be adjusted, thus causing the power supply circuit to adjust the regulated output voltage.Type: GrantFiled: July 26, 2010Date of Patent: December 20, 2011Assignee: Agere SystemsInventors: Kouros Azimi, Mohammad S. Mobin, Gregory W. Sheets, Lane A. Smith
-
Patent number: 8076954Abstract: Each of a plurality of memories includes a terminating resistor for preventing signal reflection, and a memory control circuit includes an ODT control circuit for driving the terminating resistor of each memory, and a selector for selecting, from memories except for a memory to be accessed, at least one memory for which driving of the terminating resistor is to be suppressed, in accordance with the memory to be accessed.Type: GrantFiled: October 15, 2007Date of Patent: December 13, 2011Assignee: Canon Kabushiki KaishaInventors: Kohei Murayama, Takeshi Suzuki
-
Patent number: 8067958Abstract: Implementations to mitigating side effects of impedance transformation circuits are described. In particular, mitigation circuitry may be coupled to a high impedance circuit to minimize or eliminate non-linear output of the high impedance circuit in order to provide a well-defined bias voltage to the input of a buffer or amplifier device coupled to a capacitive sensor. Additionally, the mitigation circuitry may be coupled to the high impedance circuit to reduce or eliminate rectifying effects of the high impedance circuit. Accordingly, a bias voltage can be utilized to provide a stable operating point of the buffer or amplifier device via a high impedance circuit utilizing one or more impedance transformations.Type: GrantFiled: January 12, 2010Date of Patent: November 29, 2011Assignee: Infineon Technologies AGInventor: Dieter Draxelmayr
-
Patent number: 8044709Abstract: The present invention is directed to perform fine low-voltage control without largely increasing the circuit layout area in a low-power consumption structure. In the case of shifting a region to a low-speed mode, a system controller outputs a request signal and an enable signal to a power switch controller and a low-power drive circuit, respectively, to turn off a power switch and to perform a control so that the voltage level of a virtual reference potential becomes about 0.2 V to about 0.3V. The region operates on voltages between a power supply voltage and a virtual reference potential, so that it is controlled in the low-speed mode.Type: GrantFiled: October 29, 2009Date of Patent: October 25, 2011Assignee: Renesas Electronics CorporationInventors: Toshio Sasaki, Kazuki Fukuoka, Ryo Mori, Yoshihiko Yasu
-
Patent number: 8040151Abstract: A programmable logic device (PLD) adapted to enter a low-power or sleep mode with programmable wakeup pins in a wakeup group of pins is disclosed. Wake on a single pin change, wake on vector, and wake on a single pin transition are supported. The approach is to select the actively participating pins, enable the desired operation, define the wakeup condition, enter sleep mode, monitor the external signals coupled to the active pins, and exit sleep mode when the wakeup condition is detected.Type: GrantFiled: December 19, 2008Date of Patent: October 18, 2011Assignee: Actel CorporationInventor: Theodore Speers
-
Patent number: 8040155Abstract: Various systems and methods are provided for integrated circuit clocking. In one embodiment, an integrated circuit system includes a plurality of combinational logic groups, each combinational logic group having a propagation time; and means for delaying a synchronizing clock signal supplied to at least one of the plurality of combinational logic groups based upon a period of the synchronizing clock signal and the propagation time of the at least one combinational logic group. In another embodiment, a method includes delaying a clock signal to produce a delayed clock signal and communicating the clock signal and the delayed clock signal to separate groups of the combinational logic circuit during a clock cycle that results in a reduction in power consumption by the combinational logic circuit.Type: GrantFiled: October 12, 2009Date of Patent: October 18, 2011Assignee: East-West Innovation CorporationInventors: Deanne Tran Vo, Thomas Jeffrey Bingel
-
Patent number: 8035418Abstract: An output driver of a semiconductor device includes driving transistors and a body bias providing unit. The driving transistors are coupled in parallel and configured to drive an output terminal. The body bias providing unit is configured to supply the driving transistors with respective body biases of at least two levels.Type: GrantFiled: July 8, 2010Date of Patent: October 11, 2011Assignee: Hynix Semiconductor Inc.Inventors: Ic-Su Oh, Hyung-Soo Kim, Chang-Kun Park
-
Patent number: 8026738Abstract: An integrated circuit with a signal bus formed by the cell abutment of logic cells. The integrated circuit comprises at least two logic cells. The signal bus is formed by cell abutment of the at least two logic cells. The signal bus is configured to receive a signal and to distribute the signal to each of the at least two logic cells.Type: GrantFiled: February 10, 2009Date of Patent: September 27, 2011Assignee: Mosaid Technologies IncorporatedInventors: Daniel L. Hillman, William G. Walker
-
Patent number: 8018264Abstract: An interface of the present invention includes a first inverter circuit that inverts a logic level of an input signal given to an external input terminal and outputs the inverted logic level, a second inverter circuit that outputs a potential in which a logic level of an output signal of the first inverter circuit is inverted, that is, a potential higher or lower than a logic of an input signal applied to the first inverter circuit by the amount of a predetermined potential, and a feedback path that positive feedbacks an output signal of the second inverter circuit to the external input terminal. The interface circuit of the invention positive-feedbacks a potential of the output signal of the second inverter circuit and shifts the potential of the external input terminal in a floating state to an H or L level potential.Type: GrantFiled: June 9, 2010Date of Patent: September 13, 2011Assignee: Yamatake CorporationInventor: Tatsuya Ueno
-
Patent number: 8013628Abstract: A circuit having an active clock shielding structure includes a logic circuit that receives a clock signal and performs a logic operation based on the clock signal, a power gating circuit that switches a mode of the logic circuit between an active mode and an sleep mode based on a power gating signal, a clock signal transmission line that transmits the clock signal to the logic circuit, and at least one power gating signal transmission line that transmits the power gating signal to the power gating circuit and functions as a shielding line pair with the clock signal transmission line.Type: GrantFiled: March 12, 2009Date of Patent: September 6, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Bong-Hyun Lee, Jung-Yun Choi, Jae-Han Jeon, Kyung-Tae Do
-
Patent number: 7994814Abstract: Some embodiments of the present invention provide a programmable transmitter which includes a set of drivers and one or more chains of configuration registers. Each driver is capable of being configured to perform a transmission function from a predetermined set of transmission functions. Each configuration register can correspond to a driver, and can store configuration data which is used to configure the corresponding driver. The programmable transmitter can include configuration circuitry which serially shifts configuration data into the one or more chains of configuration registers. The programmable transmitter can also include programming circuitry which can determine configuration data for each driver based partly or solely on a desired transmitter behavior.Type: GrantFiled: June 1, 2010Date of Patent: August 9, 2011Assignee: Synopsys, Inc.Inventors: James P. Flynn, John T. Stonick, Daniel K. Weinlader, Jianping Wen, Skye Wolfer, David A. Yokoyama-Martin
-
Patent number: 7986162Abstract: An interface of the present invention includes a first inverter circuit that inverts a logic level of an input signal given to an external input terminal and outputs the inverted logic level, a second inverter circuit that outputs a potential in which a logic level of an output signal of the first inverter circuit is inverted, that is, a potential higher or lower than a logic of an input signal applied to the first inverter circuit by the amount of a predetermined potential, and a feedback path that positive feedbacks an output signal of the second inverter circuit to the external input terminal. The interface circuit of the invention positive-feedbacks a potential of the output signal of the second inverter circuit and shifts the potential of the external input terminal in a floating state to an H or L level potential.Type: GrantFiled: June 4, 2010Date of Patent: July 26, 2011Assignee: Yamatake CorporationInventor: Tatsuya Ueno
-
Patent number: 7987441Abstract: A design method places power gates or switch cells using unoccupied locations of logic cell rows. Two types of such switch cells, filler switches and sealer switches, may be provided using the unoccupied locations. In one embodiment, virtual ground voltage references to the logic cells are routed to their associated switch cells. Because conventional standard cell design and placement techniques achieve only a placement density or utilization between 70-80% (i.e., unoccupied space constitutes between 20 to 30% of the available space in each row of logic cells), by placing the power gate cells in the unoccupied space, the method does not increase the silicon real estate requirement even though the power gate cells are introduced into the design. Optimization techniques may be applied to achieve proper sizing and distribution of power gate cells, so as to avoid a performance penalty due to the power gate cells.Type: GrantFiled: August 10, 2009Date of Patent: July 26, 2011Assignee: Apache Design Solutions, Inc.Inventors: Gerald L. Frenkil, Srinivasan Venkatraman
-
Publication number: 20110175644Abstract: A semiconductor device includes a first circuit block connected between first and second power lines, a logic circuit that receives an output signal of the first circuit block that is connected between the first power line and a fourth power line or a third power line and the second power line, and a second circuit block that receives an output signal of the logic circuit that is connected between the third and fourth power lines. In an active state, a first potential is supplied and in a standby state, a second potential lower than the first potential is supplied between the first and second power lines. In any of the active state and the standby state, the first potential is supplied between the third and fourth power lines. With this configuration, speeding-up of a critical path can be realized while maintaining a subthreshold current low.Type: ApplicationFiled: January 7, 2011Publication date: July 21, 2011Applicant: Elpida Memory,Inc.Inventor: Tatsuya Matano
-
Patent number: 7977969Abstract: A circuit arrangement (10) comprises a circuit terminal (11) for supplying a data signal (DATA) having digital information, a logic circuit (12) that is coupled at an input (22) to the circuit terminal (11) for supplying the digital information, an activation circuit (13), and a voltage regulator (14) that is coupled for activation to an output (18) of the activation circuit (13). The activation circuit (13) comprises an input (16) that is coupled to the circuit terminal (11), a delay element (17) that is coupled to the input (16) of the activation circuit (13), and the output (18), connected to the delay element (17), for emitting an activation signal (SON).Type: GrantFiled: July 2, 2008Date of Patent: July 12, 2011Assignee: austriamicrosystms AGInventors: Manfred Lueger, Peter Trattler
-
Publication number: 20110133775Abstract: An interface of the present invention includes a first inverter circuit that inverts a logic level of an input signal given to an external input terminal and outputs the inverted logic level, a second inverter circuit that outputs a potential in which a logic level of an output signal of the first inverter circuit is inverted, that is, a potential higher or lower than a logic of an input signal applied to the first inverter circuit by the amount of a predetermined potential, and a feedback path that positive feedbacks an output signal of the second inverter circuit to the external input terminal. The interface circuit of the invention positive-feedbacks a potential of the output signal of the second inverter circuit and shifts the potential of the external input terminal in a floating state to an H or L level potential.Type: ApplicationFiled: June 9, 2010Publication date: June 9, 2011Applicant: YAMATAKE CORPORATIONInventor: Tatsuya Ueno
-
Patent number: 7956655Abstract: A pad driving circuit includes an output control circuit, a voltage pump circuit, a first buffer series, and a second buffer series. The output control circuit controls whether a pad circuit can pass an input signal, in which the output control circuit enables the pad circuit to output the input signal when an enable signal is asserted. The voltage pump circuit generates a negative supply voltage having voltage less than a zero volt. The first buffer series, electrically connected between the output control circuit and the pad circuit, drives the pad circuit with a positive supply voltage and the negative supply voltage from the voltage pump circuit. The second buffer series drives the pad circuit with a ground voltage and the positive supply voltage.Type: GrantFiled: March 24, 2010Date of Patent: June 7, 2011Assignee: Himax Technologies LimitedInventor: Chun-Yu Chiu
-
Patent number: 7948263Abstract: A power gating circuit includes a logic circuit, a switching element and a retention flip-flop. The logic circuit is coupled between a first power rail and a virtual power rail. The switching element selectively couples the virtual power rail to a second power rail in response to a mode control signal indicating an active mode or a standby mode. The retention flip-flop selectively performs a flip-flop operation or a data retention operation in response to a voltage of the virtual power rail.Type: GrantFiled: March 8, 2010Date of Patent: May 24, 2011Assignees: Samsung Electronics Co., Ltd., Korea Advanced Institute of Science and TechnologyInventors: Hyung-Ock Kim, Jung-Yun Choi, Bong-Hyun Lee, Mun-Jun Seo, Youngsoo Shin
-
Patent number: 7949978Abstract: A design structure integrated circuit (IC) system architectures that allow for the reduction of on-chip or across-chip transient noise budgets by providing a means to avoid simultaneous high current demand events from at least two functional logic blocks, i.e., noise contributors, are disclosed. Embodiments of the IC system architectures include at least one noise event arbiter and at least two noise contributor blocks. A method of scheduling on-chip noise events to avoid simultaneous active transient noise events may include, but is not limited to: the noise event arbiter receiving simultaneously multiple requests-to-operate from multiple noise contributors; the noise event arbiter determining when each noise contributor may execute operations based on a pre-established dI/dt budget; and the noise event arbiter notifying each noise contributor as to when permission is granted to execute its operations.Type: GrantFiled: November 5, 2007Date of Patent: May 24, 2011Assignee: International Business Machines CorporationInventors: Corey K. Barrows, Kenneth J. Goodnow, Stephen G. Shuma, Peter A. Twombly, Paul S. Zuchowski
-
Patent number: 7944285Abstract: An integrated circuit is provided that comprises a power switch that includes a control terminal and that is coupled between a power source node and a power sink node; first data storage circuit includes a data storage input and a data storage output, wherein the data storage output is coupled to the power switch control terminal; and a second data storage circuit includes a data storage input and a data storage output, wherein the data storage input is coupled to the power sink node.Type: GrantFiled: April 9, 2008Date of Patent: May 17, 2011Assignee: Cadence Design Systems, Inc.Inventors: Senthil Arasu Thirunavukarasu, Bambuda Chen Chien Leung, Shaleen Bhabu, Vivek Chickermane
-
Patent number: 7944233Abstract: A data output circuit includes a plurality of drivers configured to be turned on/off according to impedance codes to output data to an output node. The impedance codes are divided into a first group having a value to turn on the drivers, and a second group having a value to turn off the drivers, and at least some of the drivers controlled by the second group are turned on during a pre-emphasis period.Type: GrantFiled: December 24, 2009Date of Patent: May 17, 2011Assignee: Hynix Semiconductor Inc.Inventor: Geun-Il Lee
-
Publication number: 20110109345Abstract: A logic circuit includes two two-terminal switching devices and receives first and second pulses as inputs. Each of the two devices has two different stable resistivity values for each applied voltage that is greater than a first threshold voltage (Vth1) and is smaller than a second threshold voltage (Vth2) that is larger than Vth1. Each switching device, when a voltage less than or equal to Vth1 is applied, becomes in a first state having the higher resistivity of the two resistivity values, whereas when a voltage more than or equal to Vth2 is applied, becomes in a second state having the lower resistivity of the two resistivity values. The two devices are connected in series in a direction with uniform polarity to each other. The first and second states are selectively generated in the first and second devices by a combination of inputs of the first and second pulses.Type: ApplicationFiled: January 11, 2011Publication date: May 12, 2011Applicant: FUJI ELECTRIC HOLDINGS CO., LTD.Inventor: Haruo KAWAKAMI
-
Patent number: 7932741Abstract: The invention relates to an interfacing device for pseudo-differential transmission through interconnections used for sending a plurality of electrical signals. The interfacing device of the invention includes signal terminals and a common terminal distinct from the reference terminal (ground). A transmitting circuit receiving the input signals of the transmitting circuit coming from a source delivers, when the transmitting circuit is in the activated state, currents to the signal terminals. A receiving circuit delivers, when the receiving circuit is in the activated state, output signals of the receiving circuit determined each by the voltage between one of the signal terminals and the common terminal, to the destination. A termination circuit is such that, when it is in the activated state, it is approximately equivalent, for the signal terminals and the common terminal, to a network consisting of 4 branches, each branch being connected to the common terminal and to one of the signal terminals.Type: GrantFiled: May 8, 2008Date of Patent: April 26, 2011Assignee: Excem SASInventors: Frédéric Broyde, Evelyne Clavelier
-
Patent number: 7928759Abstract: A logic gate is constructed of an insulated gate field effect transistor (MIS transistor) having a thin gate insulation film. An operation power supply line to the logic gate is provided with an MIS transistor having a thick gate insulation film for switching the supply and stop of an operation power source voltage. A voltage of the gate of the power source switching transistor is made changing in an amplitude greater than an amplitude of an input and an output signal to the logic gate. Current consumption in a semiconductor device configured of MIS transistor of a thin gate insulation film can be reduced and an power source voltage thereof can be stabilized.Type: GrantFiled: May 7, 2010Date of Patent: April 19, 2011Assignee: Renesas Electronics CorporationInventor: Hideto Hidaka
-
Patent number: 7928758Abstract: A transistor gate driving circuit is developed for power saving. It includes a first high-side transistor, a second high-side transistor and a low-side transistor. A voltage clamp device is connected to the gate terminal of the first high-side transistor to limit the maximum output voltage. A detection circuit is coupled to detect a feedback signal of the power converter. The feedback signal is correlated to the output load of the power converter. The detection circuit will generate a disable signal in response to the level of the feedback signal. The disable signal is coupled to disable the second high-side transistor once the level of the feedback signal is lower than a threshold.Type: GrantFiled: May 26, 2009Date of Patent: April 19, 2011Assignee: System General Corp.Inventors: Ta-Yung Yang, Chuan-Chang Li
-
Patent number: 7920020Abstract: A method includes parsing a design of the integrated circuit to define cells in automatic power gating power domains, automatically creating an automatic power gating power domain netlist from the parsed design of the integrated circuit, and placing and routing the automatic power gating power domain netlist to produce a layout for the integrated circuit. The parsing partitions a high-level power domain of the integrated circuit into one or more automatic power gating power domains. The automatic power gating power domains have substantially zero-cycle power up times, thereby enabling transparent operation. Furthermore, the automatic power gating power domains may be automatically inserted into designs of integrated circuits, thereby relieving integrated circuit designers of the task of inserting power domains and associated hardware and software.Type: GrantFiled: June 11, 2010Date of Patent: April 5, 2011Assignee: Texas Instruments IncorporatedInventors: Alice Wang, Hugh T. Mair, Gordon Gammie, Uming Ko
-
Patent number: 7915913Abstract: A termination resistance adjusting circuit includes a first termination resistor circuit, a second termination resistor circuit connected in parallel with the first termination resistor circuit, a resistor circuit for adjustment that adjusts resistances of the first and second termination resistor circuits, a first amplifier circuit that receives a first voltage determined by the resistor circuit for adjustment and a second voltage determined by a reference resistor connected externally, equalizes the first and second voltages, and outputs a resistance adjusting signal to the first and second termination resistor circuits, first and second terminals connected to the first and second termination resistor circuits respectively, and a second amplifier circuit that receives a voltage based on a common voltage of a differential signal supplied to the first and second terminals, and the first or second voltage, and equalizes the voltage based on the common voltage and the first or second voltage.Type: GrantFiled: May 5, 2010Date of Patent: March 29, 2011Assignee: Renesas Electronics CorporationInventor: Masashi Nakata
-
Patent number: 7915915Abstract: A differential stage circuit is disclosed, which includes a differential circuit, a current source coupled to supply, when activated, an operating current to the differential circuit, and a control circuit coupled to control activation and deactivation of the current source. The differential stage circuit further includes a compensation circuit configured to supply a compensation pulse to the current source when the current source is activated.Type: GrantFiled: May 3, 2010Date of Patent: March 29, 2011Assignee: Elpida Memory, Inc.Inventors: Maksim Kuzmenka, Thorsten Hinderer
-
Patent number: 7915910Abstract: In one embodiment, an integrated circuit includes a self calibration unit configured to iterate a test on a logic circuit in the integrated circuit at respectively lower supply voltage magnitudes until the test fails. A lowest supply voltage magnitude at which the test passes is used to generate a requested supply voltage magnitude for the integrated circuit. In an embodiment, an integrated circuit includes a series connection of logic gates physically distributed over an area of the integrated circuit, and a measurement unit configured to launch a logical transition into the series and detect a corresponding transition at the output of the series. The amount of time between the launch and the detection is used to request a supply voltage magnitude for the integrated circuit.Type: GrantFiled: January 28, 2009Date of Patent: March 29, 2011Assignee: Apple Inc.Inventor: Vincent R. von Kaenel
-
Patent number: 7915914Abstract: A 2×VDD-tolerant input/output (I/O) buffer circuit with process, voltage, and temperature (PVT) compensation suitable for CMOS technology is disclosed. A 2×VDD-tolerant I/O buffer with a PVT compensation circuit is implemented with novel 2×VDD-tolerant logic gates. Output slew rate variations can be kept within smaller ranges to match maximum and minimum timing specifications. A 2×VDD tolerant logic circuit for implementing the I/O buffer is also disclosed.Type: GrantFiled: October 21, 2010Date of Patent: March 29, 2011Assignee: National Sun Yat-Sen UniversityInventors: Ming-Dou Ker, Yan-Liang Lin, Chua-Chin Wang