Array (e.g., Pla, Pal, Pld, Etc.) Patents (Class 326/39)
-
Patent number: 9123721Abstract: Placement of Monolithic Inter-tier Vias (MIVs) within monolithic three dimensional (3D) integrated circuits (ICs) (3DICs) using clustering to increase usable whitespace is disclosed. In one embodiment, a method of placing MIVs in a monolithic 3DIC using clustering is provided. The method comprises determining if any MIV placement clusters are included within a plurality of initial MIV placements of a plurality of MIVs within an initial 3DIC layout plan. The method further comprises aligning each MIV of the plurality of MIVs within each MIV placement cluster in the initial 3DIC layout plan at a final MIV placement for each MIV placement cluster to provide a clustered 3DIC layout plan.Type: GrantFiled: December 18, 2013Date of Patent: September 1, 2015Assignee: QUALCOMM IncorporatedInventors: Kambiz Samadi, Shreepad Amar Panth, Pratyush Kamal, Yang Du
-
Patent number: 9117685Abstract: Through silicon vias (TSVs) in a stacked multi-die integrated circuit package are controlled to assume different connection configurations as desired during field operation of the package in its normal mission mode. TSV connections may be reconfigured to connect an affected die in a manner different from, for example, a factory default connection of that die. TSV connections to the inputs and/or outputs of a die's native circuitry may be changed. A die may be disconnected altogether from an interface that interconnects dice in the stack, or a die that was originally disconnected from such an interface may be connected to the interface.Type: GrantFiled: December 10, 2013Date of Patent: August 25, 2015Assignee: Conversant Intellectual Property Management Inc.Inventor: Roland Schuetz
-
Patent number: 9118325Abstract: A routing network is associated with a logic island in a logic block of a programmable logic device and includes switches for each of feedback, street, and highway and clock networks. Some of the switches include multiple stages. The feedback network switch receives signals from the logic island as well as from neighboring logic blocks and provides an output to one or more stages of the street network switch. The street network switch receives the signals from the feedback network switch and signals from neighboring highway network switches and provides an output to the logic island. A clock network switch may receive dedicated clock signals or high fan out signals as inputs and provides outputs to the street network switch. The highway network switch receives signals from the logic island and from neighboring highway network switches and provides an output to neighboring highway network switches.Type: GrantFiled: September 3, 2014Date of Patent: August 25, 2015Assignee: QuickLogic CorporationInventors: Vishnu A. Patil, Karyampoodi Bhanu Prasanth, Wilma W. Shiao, Tarachand Pagarani, Pinaki Chakrabarti
-
Patent number: 9077338Abstract: A cross-point switch having stacked switching dies on a component die is disclosed. The cross point switch allows scalability by adding switching dies. The switching dies include ingress switches that are coupled to multiplexers to a middle stage switches. The inputs and outputs of the ingress switches are connected to the switching interface region via through silicon vias (TSVs). The outputs of the ingress switches are also coupled by TSVs to multiplexers for routing to middle stage switches on a switching die above. If the switching die is stacked on another switching die, the outputs of the ingress switches are coupled by TSVs to the multiplexers for routing to the middle stage switches of the switching die below. By adding switching dies, the switch is configurable to increase the number of ports as well as the width of the ports.Type: GrantFiled: May 20, 2014Date of Patent: July 7, 2015Assignee: ALTERA CORPORATIONInventors: Jeffrey Schulz, Michael Hutton
-
Patent number: 9055070Abstract: A method of operation of a hardware computing system includes: receiving a command stream from a general purpose central processing unit; transferring a command from the command stream by an application manager; activating a programmable execution array, by the application manager, for processing the command; and providing a response through a result stateful multiplexer to the general purpose central processing unit for the command from the command stream.Type: GrantFiled: March 7, 2013Date of Patent: June 9, 2015Assignee: Xcelemor, Inc.Inventor: Peter J. Zievers
-
Patent number: 9048832Abstract: A programmable logic device includes a plurality of programmable logic elements (PLE) whose electrical connection is controlled by first configuration data. Each of The PLEs includes an LUT in which a relationship between a logic level of an input signal and a logic level of an output signal is determined by second configuration data, an FF to which the output signal of the LUT is input, and an MUX. The MUX includes at least two switches each including first and second transistor. A signal including third configuration data is input to a gate of the second transistor through the first transistor. The output signal of the LUT or an output signal of the FF is input to one of a source and a drain of the second transistor.Type: GrantFiled: February 3, 2014Date of Patent: June 2, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Munehiro Kozuma, Yoshiyuki Kurokawa, Takayuki Ikeda, Takeshi Aoki
-
Patent number: 9047429Abstract: In-place resynthesis for static memory (SRAM) based Field Programmable Gate Arrays (FPGAs) toward reducing sensitivity to single event upsets (SEUs). Resynthesis and remapping are described which have a low overheard and improve FPGA designs without the need of rerouting LUTs of the FPGA. These methods include in-place reconfiguration (IPR), in-place X-filling (IPF), and in-place inversion (IPV), which reconfigure LUT functions only, and can be applied to any FPGA architecture. In addition, for FPGAs with a decomposable LUT architecture (e.g., dual-output LUTs) an in-place decomposition (IPD) method is described for remapping a LUT function into multiple smaller functions leveraging the unused outputs of the LUT, and making use of built-in hard macros in programmable-logic blocks (PLBs) such as carry chain or adder. Methods are applied in-place to mapped circuits before or after routing without affecting placement, routing, and design closure.Type: GrantFiled: March 26, 2013Date of Patent: June 2, 2015Assignee: THE REGENTS OF THE UNIVERSITY OF CALIFORNIAInventors: Lei He, Ju-Yueh Lee, Zhe Feng, Naifeng Jing
-
Patent number: 9041431Abstract: Embedded logic is implemented in a partially reconfigurable programmable logic device (PLD), thus allowing debugging of implemented instantiations of logic after partial reconfiguration. Several instantiations of logic are received at the PLD. One instantiation of logic is implemented in a reconfigurable region of logic within the PLD. The instantiation of logic includes a port that provides a constant interface between the reconfigurable region of logic and a fixed region of logic within the PLD. The port may receive signals from probe points implemented within the reconfigurable region of logic. The port may provide the signals to a signal interface implemented within a fixed region of logic. Furthermore, an embedded logic analyzer may be implemented in either the reconfigurable region of logic or the fixed region of logic. The embedded logic analyzer receives signals from the probe points and provides signal visibility to an external computing system.Type: GrantFiled: January 22, 2014Date of Patent: May 26, 2015Assignee: Altera CorporationInventors: Alan Louis Herrmann, David W. Mendel
-
Patent number: 9030227Abstract: A multi-chip package may include first and second integrated circuit dies that are each partitioned into multiple logic regions. The logic regions of the first and second dies may be coupled via interconnects. Each integrated circuit die may include at least one spare logic region. Multiple logic groups may be formed with each logic group including logic regions from the first and second integrated circuit dies and the interconnects that couple those logic regions. The logic groups may be evaluated to identify defective logic groups. In response to identifying a defective logic group, the defective logic group may be repaired by configuring the first and second integrated circuit dies to stop using the defective logic group and to use a spare logic group. The spare logic group may include spare logic regions of the first and second dies that are coupled by spare logic region interconnects.Type: GrantFiled: August 20, 2013Date of Patent: May 12, 2015Assignee: Altera CorporationInventor: David Cashman
-
Publication number: 20150116001Abstract: Systems and methods are provided to enhance the functionality of an integrated circuit. Such an integrated circuit may include a primary circuitry and an embedded programmable logic programmable to adjust the functionality of the primary circuitry. Specifically, the embedded programmable logic may be programmed to adjust the functionality of the primary circuitry to complement and/or support the functionality of another integrated circuit. Accordingly, the embedded programmable logic may be programmed with functions such as data/address manipulation functions, configuration/testing functions, computational functions, or the like.Type: ApplicationFiled: June 7, 2013Publication date: April 30, 2015Inventors: Arifur Rahman, Bernhard Friebe
-
Patent number: 9018978Abstract: A novel configurable integrated circuit (IC) that has several configurable circuits for configurably performing different operations is provided. During the operation of the IC, each particular configurable circuit performs a particular operation that is specified by a particular configuration data set for the particular configurable circuit. While the IC operates and a first set of configurable circuits performs a first set of operations, configuration data is loaded from the outside of the IC for configuring a second set of configurable circuits. The configurable IC includes a configuration network for rapid loading configuration data in the IC from outside of the IC. The configuration network is a pipelined network.Type: GrantFiled: April 25, 2014Date of Patent: April 28, 2015Assignee: Tabula, Inc.Inventors: Brad Hutchings, Jason Redgrave, Teju Khubchandani, Herman Schmit, Steven Teig
-
Patent number: 9018979Abstract: A programmable routing scheme provides improved connectivity both between Universal Digital Blocks (UDBs) and between the UDBs and other micro-controller elements, peripherals and external Inputs and Outputs (I/Os) in the same Integrated Circuit (IC). The routing scheme increases the number of functions, flexibility, and the overall routing efficiency for programmable architectures. The UDBs can be grouped in pairs and share associated horizontal routing channels. Bidirectional horizontal and vertical segmentation elements extend routing both horizontally and vertically between different UDB pairs and to the other peripherals and I/O.Type: GrantFiled: June 28, 2013Date of Patent: April 28, 2015Assignee: Cypress Semiconductor CorporationInventors: Warren Snyder, Bert Sullam, Haneef Mohammed
-
Patent number: 9018975Abstract: Methods and systems to stress-program a first integrated circuit (IC) block to output a pre-determined value upon activation/reset, such as to support time-zero compensation/trimming. To program, the first block is configured with first-block program parameters to cause the first block to output a pre-determined value. The first block is stressed while configured with the first-block program parameters, to cause the first block to output the pre-determined value without the first-block program parameters. The first block may include a latch designed as a fully balance circuit and may be asymmetrically stressed to alter a characteristic of one path relative to another. The pre-determined value may be selected to compensate for process corner variations and/or other random variations.Type: GrantFiled: February 15, 2013Date of Patent: April 28, 2015Assignee: Intel CorporationInventors: Nicholas P. Cowley, Ramnarayanan Muthukaruppan
-
Patent number: 9000801Abstract: An integrated circuit (IC) that includes multiple clock domains is provided. Each clock domain operates at a user specified data rate, and the data rates of at least two of the clock domains are related by a common base clock. The specified data rate of each clock domain is controlled by a modulating signal. Each clock domain includes reconfigurable circuits that operate on the common base clock, and the modulating signal controls the data rate of the clock domain by modulating reconfiguration of the reconfigurable circuits. The reconfigurable circuits reconfigure when the modulating signal enables the reconfiguration.Type: GrantFiled: March 13, 2013Date of Patent: April 7, 2015Assignee: Tabula, Inc.Inventors: Christopher D. Ebeling, Michael Glenn Wrighton, Andrew Caldwell, Kent Townley
-
Patent number: 8996906Abstract: A novel integrated circuit (IC) that configurably distributes clocks from multiple clock sources to multiple sets of circuits is described. The IC includes multiple clock sources and multiple clock domains. Each clock domain includes a clock signal and a control signal. The clock signal is configurably selected from one of the multiple clock sources. The control signal is synchronized to the clock signal. The IC also includes multiple configurable circuits. A configurable circuit can configurably operate in one of the clock domains by selecting and using the control signal and the clock signal of the clock domain.Type: GrantFiled: December 3, 2010Date of Patent: March 31, 2015Assignee: Tabula, Inc.Inventors: Kent R. Townley, Christopher D. Ebeling, Hamish Fallside, Prasun K. Raha
-
Publication number: 20150088948Abstract: Systems and methods of configuring a programmable integrated circuit. An array of signal processing accelerators (SPAs) is included in the programmable integrated circuit. The array of SPAs is separate from a field programmable gate array (FPGA), and the array of SPAs is configured to receive input data from the FPGA and is programmable to perform at least a filtering function on the input data to obtain output data.Type: ApplicationFiled: September 22, 2014Publication date: March 26, 2015Inventors: Steven Perry, Martin Langhammer, Richard Maiden
-
Patent number: 8987868Abstract: Method and apparatus for programmable heterogeneous integration of stacked semiconductor die are described. In some examples, a semiconductor device includes a first integrated circuit (IC) die including through-die vias (TDVs); a second IC die vertically stacked with the first IC die, the second IC die including inter-die contacts electrically coupled to the TDVs; the first IC die including heterogeneous power supplies and a mask-programmable interconnect, the mask-programmable interconnect mask-programmed to electrically couple a plurality of the heterogeneous power supplies to the TDVs; and the second IC die including active circuitry, coupled to the inter-die contacts, configured to operate using the plurality of heterogeneous power supplies provided by the TDVs.Type: GrantFiled: February 24, 2009Date of Patent: March 24, 2015Assignee: Xilinx, Inc.Inventor: Arifur Rahman
-
Patent number: 8988104Abstract: Innovative Non-Volatile Look-Up-Table (NV-LUT) has been constructed by Single Gate Logic Non-Volatile Memory (SGLNVM) devices processed with the standard CMOS logic process. One of a pair of complementary SGLNVM devices is always programmed to the high threshold voltage state and the other remains in the low threshold voltage state. By applying digital voltage rail (VDD and VSS) to the input nodes of the pair of complementary SGLNVM devices, the output node of the pair of complementary SGLNVM devices outputs digital signals according to its configuration. The NV-LUT outputs digital signals from a plurality of pairs of complementary SGLNVM devices through a digital switching multiplexer. The NV-LUT is a good substitution for SRAM based LUT commonly used in Field Programmable Gate Array (FPGA).Type: GrantFiled: February 27, 2013Date of Patent: March 24, 2015Assignee: FlashSilicon IncorporationInventor: Lee Wang
-
Publication number: 20150077160Abstract: An integrated circuit die stack comprises a first die coupled with a second die. The first die has a first memory volume. The second die has a second memory volume different from the first memory volume. Each of the first and second dies comprises a functional circuitry and a programmable array coupled with the functional circuitry. The programmable arrays in the first and second dies are programmed to bypass one of the first die or the second die having the smaller of the first memory volume or the second memory volume at a first time period.Type: ApplicationFiled: November 20, 2014Publication date: March 19, 2015Inventor: Shyh-An CHI
-
Patent number: 8981813Abstract: A logic processing device, containing an application specific integrated circuit (“ASIC”) and field programmable gate array (“FPGA”), capable of automatically interfacing between ASIC and FPGA is disclosed. The logic processing device, in one aspect, includes a phase adjustment circuit, ASIC, and configurable logic circuit (“CLC”) wherein the CLC can be an FPGA. While ASIC is able to perform a specific function in accordance with an ASIC clock domain, the CLC is capable of performing a programmable logic function in accordance with an FPGA clock domain. The phase adjustment circuit is used to automatically facilitate a communication between the ASIC and the CLC in accordance with the ASIC clock domain and the FPGA clock domain.Type: GrantFiled: November 29, 2012Date of Patent: March 17, 2015Assignee: Agate Logic, Inc.Inventors: Kai Keung Chan, David Tsang, Shian-Jiun Fu, Chao-Chiang Chen
-
Patent number: 8981812Abstract: A self-ready flash null Convention Logic (NCL) gate includes a one-shot circuit to create the flash timing to reset the gate to a null state. The one-shot circuit may be any type of circuit to generate a pulse in response to a change of state of an input line. In one embodiment, the one-shot circuit may start the pulse in response to a change of a flash input line and end the pulse in response to the NCL output being reset to a null state.Type: GrantFiled: March 14, 2013Date of Patent: March 17, 2015Assignee: Wave Semiconductor, Inc.Inventors: Gajendra Prasad Singh, Richard Shaw Terrill
-
Patent number: 8975918Abstract: To optimize the arrangement of configuration data stored in a configuration memory. A lookup table includes a memory configured to store configuration data, a plurality of multiplexers each configured to select one signal from a plurality of input signals in accordance with the configuration data supplied from the memory and output the one signal, and an inverter. The plurality of multiplexers are connected in a binary tree with multiple levels. The inverter is provided between one of input terminals of a multiplexer in an uppermost level and an output terminal of a multiplexer in one level lower than the uppermost level. Signal selection is performed in each of the multiplexers so that the multiplexer in the uppermost level outputs, as an output signal, one signal of all input signals of the multiplexers in a lowermost level.Type: GrantFiled: April 25, 2013Date of Patent: March 10, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Yasuhiko Takemura
-
Patent number: 8975917Abstract: A programmable logic device includes a plurality of arithmetic circuits; a configuration changing circuit for changing a logic state of each of the plurality of arithmetic circuits by rewriting configuration data; a power supply control circuit for switching between start and stop of supply of power supply voltage to the plurality of arithmetic circuits; a state memory circuit for storing data on configuration, data on a state of power supply voltage, data on use frequency, and data on last use of each of the plurality of arithmetic circuits; and an arithmetic state control circuit for controlling the configuration changing circuit and the power supply control circuit in accordance with the data stored in the state memory circuit. One of the plurality of arithmetic circuits includes a transistor comprising an oxide semiconductor film in a channel formation region.Type: GrantFiled: February 27, 2013Date of Patent: March 10, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Seiichi Yoneda
-
Patent number: 8970252Abstract: In an embodiment, a field programmable analog array (FPAA) comprises state variable filter engines arranged in parallel, each state variable filter engine comprising at least one variable attenuator and at least one variable integrator configured to operate on a wideband analog signal; and a summer configured to add outputs from the state variable filter engines.Type: GrantFiled: November 1, 2011Date of Patent: March 3, 2015Assignee: Newlans, Inc.Inventor: Dev V. Gupta
-
Patent number: 8957701Abstract: An integrated circuit capable of improving all factors, which are area, cost, logic change function, operating frequency, flexibility, through-put and power consumption, and a reconfigurable processor capable of changing an instruction function are provided. Unit cells, each having four-input and two-output, are arranged in a brick manner to constitute a reconfigurable array. Based on selection information, A/L selection and B/R selection are performed. Based on configuration information, an output of logical operation on inputs being A/L, B, B/R and A, and a non-reversed/revered inputs are outputted to an adjacent unit cell unit cell.Type: GrantFiled: August 7, 2012Date of Patent: February 17, 2015Assignee: DENSO CORPORATIONInventor: Tomoyasu Itoh
-
Patent number: 8952722Abstract: Configuration is performed in accordance with a plurality of states when power supply voltage is supplied intermittently. At the time of start of supply of power supply voltage with configuration, a programmable logic device is sequentially changed into a first state where configuration data is not set in a configuration memory, a second state where the configuration memory is initialized, and a third state where the configuration data can be set in the configuration memory. At the time of start of supply of power supply voltage without configuration, the programmable logic device is sequentially changed into a fourth state where the configuration data is not set in the configuration memory and the third state. The first to fourth states are switched to any one of the states by control of a first state signal and a second state signal.Type: GrantFiled: October 11, 2013Date of Patent: February 10, 2015Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Takayuki Ikeda, Yoshiyuki Kurokawa
-
Publication number: 20150035561Abstract: An apparatus and method for correcting an output signal of an FPGA-based memory test device includes a clock generator for outputting clock signals having different phases; and a pattern generator for outputting an address signal, a data signal and a clock signal in response to the clock signals input from the clock generator, and correcting a timing of each of the output signals using flip flops for timing measurement. Wherein the address signal, the data signal and the clock signal, through a pattern generator, are implemented with a programmable logic such as FPGA, thereby shortening the correcting time without the use of an external delay device, and increasing accuracy of output timing of the signal for memory testing, ultimately enhancing performance (accuracy) of a memory tester.Type: ApplicationFiled: July 30, 2014Publication date: February 5, 2015Applicant: UNITEST INC.Inventor: Ho Sang YOU
-
Patent number: 8949763Abstract: A system for computer-aided design (CAD) of an integrated circuit (IC) uses a computer. The computer is configured to optimize placement, routing, and/or region configuration of the integrated circuit (IC) by maximizing a number of low-power regions in the integrated circuit (IC).Type: GrantFiled: September 30, 2008Date of Patent: February 3, 2015Assignee: Altera CorporationInventor: Ryan Fung
-
Patent number: 8941409Abstract: An integrated circuit (“IC”) having configurable logic circuits for configurably performing multiple different logic operations based on configuration data is provided. The IC includes a configurable routing fabric for configurably routing signals among configurable logic circuits. The configurable routing fabric includes a particular wiring path that connects an output of a source circuit to inputs of a destination circuit. The particular wiring path includes a first path and a second path that is parallel to the first path. The first and second paths are for configurably storing output signals of the source circuit. The first path connects to a first input of the destination circuit and the second path connects to a second input of the destination path.Type: GrantFiled: July 2, 2012Date of Patent: January 27, 2015Assignee: Tabula, Inc.Inventors: Martin Voogel, Steven Teig, Trevis Chandler
-
Publication number: 20150022236Abstract: A time-multiplexed field programmable gate array (TM-FPGA) includes programmable logic circuitry, programmable interconnect circuitry, and a plurality of context registers. A user's circuit can be mapped to the programmable logic circuitry, the programmable interconnect circuitry, and the plurality of context registers without the user's intervention in mapping the design.Type: ApplicationFiled: October 7, 2014Publication date: January 22, 2015Inventors: Sinan Kaptanoglu, David W. Mendel
-
Patent number: 8928350Abstract: There is provided a strata manager within a 3D chip stack having two or more strata. The strata manager includes a plurality of scannable configuration registers, each being arranged on a respective one of the two or more strata for storing a set of bits. The set of bits is configured to program an operation of a corresponding one of the two or more strata on which the set of bits is stored or a device thereon. Additionally, a stratum identifier within a 3D stack and stack-wide scan circuit within a 3D stack are provided.Type: GrantFiled: September 7, 2012Date of Patent: January 6, 2015Assignee: International Business Machines CorporationInventors: Liang-Teck Pang, Joel A. Silberman, Matthew R. Wordeman
-
Patent number: 8922243Abstract: A die-stacked memory device incorporates a reconfigurable logic device to provide implementation flexibility in performing various data manipulation operations and other memory operations that use data stored in the die-stacked memory device or that result in data that is to be stored in the die-stacked memory device. One or more configuration files representing corresponding logic configurations for the reconfigurable logic device can be stored in a configuration store at the die-stacked memory device, and a configuration controller can program a reconfigurable logic fabric of the reconfigurable logic device using a selected one of the configuration files. Due to the integration of the logic dies and the memory dies, the reconfigurable logic device can perform various data manipulation operations with higher bandwidth and lower latency and power consumption compared to devices external to the die-stacked memory device.Type: GrantFiled: December 23, 2012Date of Patent: December 30, 2014Assignee: Advanced Micro Devices, Inc.Inventors: Nuwan S. Jayasena, Michael J. Schulte, Gabriel H. Loh, Michael Ignatowski
-
Patent number: 8922244Abstract: An integrated circuit die stack comprises a first die and a second die connected to each other. Each of the first and second dies comprise a functional circuitry, a plurality of first contacts on a first surface of the respective die, a plurality of second contacts on a second surface of the respective die, and a programmable array coupled to the functional circuitry and the plurality of first and second contacts. The programmable array includes a plurality of programmable connection elements in the first and second dies. The programmable connection elements are programmed to bypass one of the first and second dies.Type: GrantFiled: January 30, 2014Date of Patent: December 30, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Shyh-An Chi
-
Publication number: 20140354328Abstract: Techniques are described for providing highly integrated and configurable IO ports for integrated circuits that can be individually configured for a variety of general purpose digital or analog functions, such as multiple channel analog-to-digital converters (ADC), multiple channel digital-to-analog converters (DAC), multiplexers, GPIOs, analog switches, switch and multiplexers, digital logic level translators, comparators, temperature sensors and relays, and so forth. The configurations of individual ports can be set by a configuration register that can, for instance, designate the function and voltage range of the port without impacting the other ports. In embodiments, logic mapping of a port order sequence can be defined. A data register can also be included for handling microcontroller commands and storing conversion results from, for instance, a port functioning as an ADC input port.Type: ApplicationFiled: February 26, 2014Publication date: December 4, 2014Applicant: Maxim Integrated Products, Inc.Inventors: Arman Hematy, Martin Mason, Pierre Haubursin, Patrick Chan
-
Patent number: 8901961Abstract: A PLD comprises a substrate, an array of programmable logic elements formed in the substrate, a first columnar interface coupling to the array of logic elements and extending in the substrate substantially parallel to a first side of the substrate, and at least a second columnar interface coupling to the array of logic elements and extending in the substrate substantially parallel to the first columnar interface. The interfaces illustratively provide a plurality of interconnects, control circuits and one or more of driver circuits, rebuffering circuits, signal conditioning circuits, deskewing circuits, clock synchronization circuits, power management circuits, testing/debugging circuits, partial reconfiguration circuits, multi-plexing circuits, pipelining circuits and storage circuits. The PLD is mounted on an interposer so that its interfaces electrically couple to electrically conducting paths on the interposer.Type: GrantFiled: November 28, 2012Date of Patent: December 2, 2014Assignee: Altera CorporationInventors: Tony Ngai, Arifur Rahman, Curt Wortman
-
Patent number: 8896345Abstract: A semiconductor device including a PLD which can increase the execution speed of an application with low power consumption is provided. The semiconductor device includes a programmable logic device and a processor which is not dynamically reconfigured. A memory element of the programmable logic device stores a plurality of pieces of configuration data determined to have high frequency of use by a memory module among configuration data corresponding to a thread. The memory element includes a storage element and a switch in each of a plurality of memory cells. The switch is used for supplying charge whose amount is determined by the plurality of pieces of stored configuration data to the storage element, retaining the charge in the storage element, and discharging the charge from the storage element.Type: GrantFiled: April 29, 2013Date of Patent: November 25, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Takahiro Fukutome
-
Patent number: 8884649Abstract: A Field Programmable Gate Array (FPGA) to implement channel equalization to mitigate group velocity dispersion in an optical system. In one embodiment, a mapping is loaded into the FPGA whereby the in-phase and quadrature components of the baseband sequence to be filtered are routed to accumulators to form various sums, where each sum is multiplied by a corresponding distinct filter tap coefficient value according to the mapping to form various products, and where the products are summed to provide the in-phase and quadrature components of the filtered output.Type: GrantFiled: April 22, 2013Date of Patent: November 11, 2014Assignee: Ciena CorporationInventors: John P. Mateosky, Michael Y. Frankel, Vladimir Pelekhaty
-
Publication number: 20140320166Abstract: Providing for a field programmable gate array (FPGA) utilizing resistive random access memory (RRAM) technology is described herein. By way of example, the FPGA can comprise a switching block interconnect having parallel signal input lines crossed by perpendicular signal output lines. RRAM memory cells can be formed at respective intersections of the signal input lines and signal output lines. The RRAM memory cell can include a voltage divider comprising multiple programmable resistive elements arranged electrically in series across a VCC and VSS of the FPGA. A common node of the voltage divider drives a gate of a pass gate transistor configured to activate or deactivate the intersection. The disclosed RRAM memory can provide high transistor density, high logic utilization, fast programming speed, radiation immunity, fast power up and significant benefits for FPGA technology.Type: ApplicationFiled: January 28, 2014Publication date: October 30, 2014Applicant: Crossbar, Inc.Inventors: Hagop NAZARIAN, Sang Thanh NGUYEN, Tanmay KUMAR
-
Patent number: 8872546Abstract: In one embodiment, a test apparatus includes a field programmable gate array (FPGA) including a first transmitter to communicate first signals according to current mode logic (CML) signaling and a first receiver to receive second signals according to the CML signaling, and an interface circuit to couple the FPGA to a device that is to communicate according to voltage mode signaling. The interface circuit may adapt the first signals communicated by the first transmitter according to the CML signaling to voltage mode signaling signals for receipt by the device. Other embodiments are described and claimed.Type: GrantFiled: September 13, 2012Date of Patent: October 28, 2014Assignee: Intel CorporationInventors: Peng Zou, Fenardi Thenus, David J. Harriman
-
Patent number: 8873287Abstract: A nonvolatile programmable logic switch according to an embodiment includes first and second cells, each of the first and second cells including: a first memory having a first to third terminals, the third terminal being receiving a control signal; a first transistor connected at one of source/drain to the second terminal; and a second transistor connected at a gate to the other of the source/drain of the first transistor, the third terminal of the first memory in the first cell and the third terminal of the first memory in the second cell being connected in common. When conducting writing into the first memory in the first cell, the third terminal is connected to a write power supply generating a write voltage, the first terminals in the first and second cells are connected to a ground power supply and a write inhibit power supply generating a write inhibit voltage respectively.Type: GrantFiled: September 7, 2012Date of Patent: October 28, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Koichiro Zaitsu, Kosuke Tatsumura, Mari Matsumoto
-
Patent number: 8872544Abstract: Systems, pipeline stages, and computer readable media for advanced asynchronous pipeline circuits are disclosed. According to one aspect, the subject matter described herein includes a configurable system for constructing asynchronous application specific integrated data pipeline circuits. The system includes multiple modular circuit stages that are connectable with each other using transitional signaling and with other circuit elements to form multi-stage asynchronous application-specific integrated data pipeline circuits for asynchronously passing data through a series of stages based on a behavior implemented by each stage. The modular circuit stages each include sets of logic gates connected to each other for implementing the behaviors, the behaviors including at least one of conditional split, conditional select, conditional join, merge without arbitration, and stage arbitration.Type: GrantFiled: March 10, 2014Date of Patent: October 28, 2014Assignee: The University of North Carolina at Chapel HillInventors: Gennette Delaine Gill, Montek Singh
-
Patent number: 8868820Abstract: A random-access memory block for a field programmable gate array includes a random-access memory array having address inputs, a data input, a data output and including a plurality of storage locations. At least two programmably invertible enable inputs are provided. Hardwired decoding logic is coupled to the at least two programmably invertible enable inputs to selectively enable the random-access memory array. A gate is coupled to the output of the random-access memory array and is configured to pass the output of the random-access memory array only if the random-access memory is enabled for a read operation, and otherwise generate a preselected logic state.Type: GrantFiled: October 31, 2011Date of Patent: October 21, 2014Assignee: Microsemi SoC CorporationInventors: Volker Hecht, Jonathan Greene
-
Patent number: 8861517Abstract: Disclosed is a method and system for performing operations on at least one input data vector in order to produce at least one output vector to permit easy, scalable and fast programming of a petascale equivalent supercomputer. A PetaFlops Router may comprise one or more PetaFlops Nodes, which may be connected to each other and/or external data provider/consumers via a programmable crossbar switch external to the PetaFlops Node. Each PetaFlops Node has a FPGA and a programmable intra-FPGA crossbar switch that permits input and output variables to be configurably connected to various physical operators contained in the FPGA as desired by a user. This allows a user to specify the instruction set of the system on a per-application basis. Further, the intra-FPGA crossbar switch permits the output of one operation to be delivered as an input to a second operation.Type: GrantFiled: April 20, 2010Date of Patent: October 14, 2014Assignee: Los Alamos National Security, LLCInventors: Zachary Kent Baker, John Fredrick Power, Justin Leonard Tripp, Mark Edward Dunham, Matthew W. Stettler, John Alexander Jones
-
Patent number: 8860465Abstract: Disclosed is a novel circuit able to generate any logic combination possible as a function of the input logic signals. The circuit is described as a 2 input logistic map circuit but may be expanded to 3 or more inputs as required. Further disclosed is a universal logic array with variable circuit topology. A metallization layer and/or a via interconnection between cells in the array elements produce a circuit topology that implements a Boolean function and/or chaotic function and/or a logic function. The novel circuit provides a circuit topology for secure applications with no obvious physical correspondence between control signal values and input to output mapping. Further disclosed is a network which has a power signature independent of input signal state and output transition. This provides a very useful circuit to protect data from decryption from power signature analysis in secure applications.Type: GrantFiled: November 9, 2012Date of Patent: October 14, 2014Assignee: Chaologix, Inc.Inventors: Brent Arnold Myers, James Gregory Fox
-
Patent number: 8860458Abstract: Integrated circuits such as programmable integrated circuits may include programmable logic regions that can be configured to perform custom functions. Interconnects may be used to route signals throughout the integrated circuit. The programmable logic regions may have input selection circuitry for selecting and providing input signals from the interconnects to the programmable logic regions. The programmable logic regions may include look-up table circuitry for processing the input signals and registers for storing output signals from the look-up table circuitry. The programmable logic regions may include output selection circuitry for selecting which output signals are provided to output circuitry of the programmable logic regions. The programmable logic regions may include bypass paths that provide direct access to the registers from the interconnects by bypassing the input and output selection circuitry.Type: GrantFiled: July 20, 2012Date of Patent: October 14, 2014Assignee: Altera CorporationInventor: Michael D. Hutton
-
Patent number: 8860457Abstract: A reconfigurable instruction cell array (RICA) includes a plurality of switch boxes. Each switch box includes an instruction cell and a switch fabric configurable according to a configuration word stored in a latch array for the switch box. The switch boxes are arranged into broadcast sets such that the latch arrays in each broadcast set receive a configuration word in parallel.Type: GrantFiled: March 5, 2013Date of Patent: October 14, 2014Assignee: QUALCOMM IncorporatedInventors: Hari Rao, Sami Khawam, Ioannis Nousias, Raghavan Thirumala
-
Patent number: 8854079Abstract: A system on chip (SoC) has a nonvolatile memory array of n rows by m columns coupled to one or more of the core logic blocks. M is constrained to be an odd number. Each time a row of m data bits is written, parity is calculated using the m data bits. Before storing the parity bit, it is inverted. Each time a row is read, parity is checked to determine if a parity error is present in the recovered data bits. A boot operation is performed on the SoC when a parity error is detected.Type: GrantFiled: January 30, 2013Date of Patent: October 7, 2014Assignee: Texas Instruments IncorporatedInventors: Steven Craig Bartling, Sudhanshu Khanna
-
Patent number: 8847622Abstract: A method for testing a set of circuitry in an integrated circuit (IC) is described. The IC includes multiple configurable circuits for configurably performing multiple operations. The method configures the IC to operate in a user mode with a set of test paths that satisfies a set of evaluation criteria. Each test path includes a controllable storage element for controllably storing a signal that the storage element receives. The method operates the IC in user mode. The method reads the values stored in the storage elements to determine whether the set of circuitry is operating within specified performance limits.Type: GrantFiled: November 7, 2011Date of Patent: September 30, 2014Assignee: Tabula, Inc.Inventor: Brian Fox
-
Publication number: 20140266301Abstract: A programmable logic device that verifies whether configuration data is stored correctly is provided. The programmable logic device includes a configuration memory storing configuration data input to a first wiring and a switch controlling conduction or non-conduction between a second wiring and a third wiring in accordance with the configuration data stored in the configuration memory. Further, whether the configuration data input to the first wiring agrees with configuration data actually stored in the configuration memory is verified by comparing the potential of the second wiring with the configuration data input to the first wiring.Type: ApplicationFiled: March 5, 2014Publication date: September 18, 2014Applicant: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.Inventor: Yoshiyuki Kurokawa
-
Patent number: 8836372Abstract: A digital signal processing apparatus includes a digital circuit device having one or more elements configured to process digital data; a power supply configured to deliver a controllable operating voltage for the one or more elements; control logic configured to receive feedback signals from each of the one or more elements, the feedback signals indicative of a rate at which data is moving through each individual element; and the control logic configured to output a control signal to the power supply so as to cause the power supply to reduce the operating voltage for the one or more elements responsive to a decreasing workload detected therein, and to cause the power supply to increase the operating voltage for the one or more pipelines responsive to an increasing workload detected therein.Type: GrantFiled: March 1, 2013Date of Patent: September 16, 2014Assignee: Raytheon CompanyInventors: Kenneth E. Prager, Lloyd J. Lewins, Harry Marr, Julia Karl, Michael Vahey