Having Plural Output Pull-up Or Pull-down Transistors Patents (Class 326/87)
-
Patent number: 7924046Abstract: Pre-emphasis may be able to operate in either of two modes. In a first mode, when one bit has a same value as the bit that immediately preceded it, an output signal for said one bit is based on a first electrical current reduced by a second electrical current. Otherwise the output signal for said one bit is based on the first current without regard for the second current. The second mode may be similar to the first mode when said one bit has the same value as the immediately preceding bit; but otherwise the output signal for said one bit is based on the first current increased by the second current. As an alternative to using the immediately preceding bit (as in the above “post-tap” operation), the immediately succeeding (following) bit may be used in generally the same way (in so-called “pre-tap” operation).Type: GrantFiled: May 10, 2010Date of Patent: April 12, 2011Assignee: Altera CorporationInventor: Weiqi Ding
-
Patent number: 7919988Abstract: An output circuit includes a pre-driving unit configured to drive an input signal by using a different driving power according to an output operation mode and generate pull-up and pull-down signals corresponding to the resultant input signal and an output driving unit configured to output data in response to the pull-up and pull-down signals.Type: GrantFiled: June 29, 2009Date of Patent: April 5, 2011Assignee: Hynix Semiconductor Inc.Inventor: Seung-Min Oh
-
Patent number: 7911233Abstract: The invention provides a semiconductor device having a current input type pixel in which a signal write speed is increased and an effect of variations between adjacent transistors is reduced. When a set operation is performed (write a signal), a source-drain voltage of one of two transistors connected in series becomes quite low, thus the set operation is performed to the other transistor. In an output operation, the two transistors operate as a multi-gate transistor, therefore, a current value in the output operation can be small. In other words, a current in the set operation can be large. Therefore, an effect of intersection capacitance and wiring resistance which are parasitic on a wiring and the like do not affect much, thereby the set operation can be performed rapidly. As one transistor is used in the set operation and the output operation, an effect of variations between adjacent transistors is lessened.Type: GrantFiled: June 26, 2009Date of Patent: March 22, 2011Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Hajime Kimura
-
Patent number: 7906989Abstract: A multi-interface integrated circuit (IC) comprises a plurality of transistors, and a level detection block. At least one transistor of the plurality of transistors is in communication with a first terminal and either a first or a second lead of the multi-interface IC, and at least one of the plurality of transistors is in communication with the first terminal, a second terminal and either the first or a second lead of the multi-interface IC. The level detection block is in communication with at least one of the plurality of transistors and the first and second leads.Type: GrantFiled: March 20, 2008Date of Patent: March 15, 2011Assignee: Atmel Rousset S.A.S.Inventors: Eric Payrat, Majid Kaabouch
-
Patent number: 7906988Abstract: The tolerant buffer circuit and interface are provided in which reverse inflow of current to a power supply voltage from an output terminal does not occur, even if the output terminal is at a higher potential than an output circuit power supply voltage during open-drain operation in an output circuit of a semiconductor integrated circuit, or if the output circuit power supply voltage becomes 0 V.Type: GrantFiled: November 19, 2009Date of Patent: March 15, 2011Assignee: Panasonic CorporationInventors: Kazuyo Ohta, Hideyuki Kihara
-
Patent number: 7906985Abstract: A semiconductor device includes a plurality of data driving units, each configured to drive a corresponding data output pad by a power supply voltage supplied through a power supply voltage input pin and a ground voltage supplied through a ground voltage input pin, in response to a corresponding bit of a data code, a pattern sensing unit configured to sense a bit pattern of the data code and generate a pattern sensing signal, and a phantom driving unit configured to form a current path between the power supply voltage input pin and the ground voltage input pin and to drive the current path by a driving force determined in response to the pattern sensing signal.Type: GrantFiled: June 30, 2009Date of Patent: March 15, 2011Assignee: Hynix Semiconductor Inc.Inventors: Kyung-Hoon Kim, Sang-Sic Yoon
-
Patent number: 7902875Abstract: This document discusses, among other things, output slew rate control. Methods and structures are described to provide slew rate control of an output driver circuit such as a DRAM output driver on a die. A selectable combination of series coupled transistors are configured as a parallel array of complementary inverter pairs to provide a divided voltage to a calibrator. The calibrator is configured to respond to a differential voltage to adjust the divided voltage such that the differential voltage is forced to zero. The calibrator outputs a plurality of discrete signals from an up/down counter to switch on and off the individual transistors of the parallel array to increase and decrease a collective current. In some embodiments, transistor channel currents are modulated to step-adjust a voltage based on a ratio associated with a static resistance. In various embodiments, the divided voltage is an analog voltage based on a resistance associated with trim circuitry.Type: GrantFiled: November 3, 2006Date of Patent: March 8, 2011Assignee: Micron Technology, Inc.Inventor: Shizhong Mei
-
Patent number: 7902859Abstract: Circuitry including an output circuit having a first variable resistance block coupled between a first supply voltage and an output node, the first variable resistance block having a plurality of selectable resistive elements coupled in series with at least one resistor between the first supply voltage and the output node, the output circuit having an output impedance determined by the resistance of the first variable resistance block; and a compensation circuit for regulating the impedance of the first variable resistance block of the output circuit, the compensation circuit having a second variable resistance block coupled between the first supply voltage and the first node of an external resistor, the second node of the external resistor being coupled to a second supply voltage, wherein the second variable resistance block comprises a plurality of selectable resistive elements coupled in series with at least one resistor between the first supply voltage and the first node of the external resistor, and wherType: GrantFiled: October 15, 2009Date of Patent: March 8, 2011Assignee: STMicroelectronics S.A.Inventors: Nicolas Ricard, Laurent Jean Garcia
-
Patent number: 7893718Abstract: High speed multiplexers include a first N-to-1 selection circuit, where N is an integer greater than one, a second N-to-1 selection circuit and an output driver. The first N-to-1 selection circuit is configured to route a true or complementary version of a selected first input signal (from amongst N input signals) to an output thereof in response to a first multi-bit selection signal, where N is an integer greater than one. The second N-to-1 selection circuit is configured to route a true or complementary version of the selected first input signal to an output thereof in response to a second multi-bit selection signal. The output driver includes a pull-up circuit, which is responsive to a signal generated at the output of the first N-to-1 selection circuit, and a pull-down circuit, which is responsive to a signal generated at the output of the second N-to-1 selection circuit.Type: GrantFiled: August 13, 2009Date of Patent: February 22, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Sung Bae Park, Gun Ok Jung, Young Min Shin, Hoi Jin Lee, Chang Jun Choi, Min Su Kim
-
Patent number: 7884645Abstract: In a particular embodiment, a method includes receiving an input voltage at an input to a level shifting circuit that includes voltage pull-up logic. The method includes providing an output signal from the level shifting circuit. The method also includes selectively activating the voltage pull-up logic circuit of the level shifting circuit.Type: GrantFiled: January 31, 2008Date of Patent: February 8, 2011Assignee: QUALCOMM IncorporatedInventors: Nan Chen, Ritu Chaba
-
Patent number: 7884638Abstract: An on-chip termination (OCT) calibration circuit includes one or more transistors coupled between a first terminal and a supply voltage, one or more transistors coupled between the first terminal and a low voltage, and a feedback loop circuit. The feedback loop circuit compares a signal from the first terminal to first and second reference signals to generate a first calibration code that controls conductive states of the one or more transistors coupled between the first terminal and the supply voltage and a second calibration code that controls conductive states of the one or more transistors coupled between the first terminal and the low voltage. The OCT calibration circuit controls an on-chip termination impedance at a pin using the first calibration code and the second calibration code.Type: GrantFiled: September 23, 2008Date of Patent: February 8, 2011Assignee: Altera CorporationInventors: Vikram Santurkar, Hyun Yi
-
Patent number: 7880513Abstract: A repeater circuit. The repeater circuit includes a first output stage having two output circuits, a second output stage having two additional output circuits, two activation circuits, and two deactivation circuits. Responsive to detecting a logical transition of an input signal, one of the activation circuits is configured to activate a corresponding output circuit, and responsive thereto another corresponding output circuit is configured to be activated. The output circuits drive an output signal on the output node. A corresponding one of the deactivation circuits is configured to deactivate the corresponding output circuit after a delay time has elapsed, whereas the other corresponding output circuit is deactivated in response thereto. A keeper circuit is configured to continue providing the output signal on the output node after deactivation of the corresponding output circuits.Type: GrantFiled: December 29, 2008Date of Patent: February 1, 2011Assignee: Oracle America, Inc.Inventor: Robert P. Masleid
-
Patent number: 7880500Abstract: A circuit for converting a lower voltage logical signal to a higher voltage. The circuit comprises a current mirror structure having first and second branches, each comprising at least a first transistor of a first kind, an input transistor of a second kind, and a second transistor of the first kind coupled between them. The first transistors are arranged as a current mirror. The input transistors are driven using a logical signal at the lower voltage, controlling the current mirror structure to output a corresponding logical signal at the higher voltage. The second transistors are driven by an intermediate reference voltage so as to reduce the operating voltage of the third transistors. The first kind is tolerant of a higher operating voltage than the second kind.Type: GrantFiled: December 10, 2008Date of Patent: February 1, 2011Assignee: Icera Inc.Inventor: Trevor Kenneth Monk
-
Patent number: 7876123Abstract: An input/output (I/O) cell including one or more driver-capable segments and one or more on-die termination (ODT) capable segments. The I/O cell may be configured as an output driver in a first mode and Thevenin equivalent termination in a second mode.Type: GrantFiled: April 25, 2008Date of Patent: January 25, 2011Assignee: LSI CorporationInventors: Dharmesh Bhakta, Hong-Him Lim, Cheng-Gang Kong, Todd Randazzo
-
Patent number: 7868661Abstract: Disclosed is a line driving circuit which includes two NMOS transistors in series between a supply voltage and a ground voltage. The output of the line driving circuit is applied to an interior circuit through a transmission line, and a repeater is used when the transmission line is long.Type: GrantFiled: July 8, 2008Date of Patent: January 11, 2011Assignee: Hynix Semiconductor Inc.Inventor: Dong Uk Lee
-
Patent number: 7863936Abstract: A driving circuit includes at least a driving unit, a first processing unit and a second processing unit. The driving circuit includes a first bias component, a second bias component, a first pre-emphasis unit, a second pre-emphasis unit, and a transmitter unit. The first bias component has a first node coupled to a first reference voltage and a second node for outputting a first bias current. The second bias component has a first node for draining a second bias current and a second node coupled to a second reference voltage different from the first reference voltage.Type: GrantFiled: May 24, 2010Date of Patent: January 4, 2011Assignee: Himax Imaging, Inc.Inventors: Chih-Min Liu, Ping-Hung Yin, Kuo-Chan Huang
-
Patent number: 7859307Abstract: An I2C-bus compatible device when functioning as a clock master comprises a transient active pull-up I2C (“TAP-I2C”) logic module having high side driver transistors, e.g., P-channel field effect transistors (FETs), coupled between a positive supply voltage and respective serial data (“SDA”) and serial clock (“SCL”) lines on the I2C bus. The high side output driver transistors for the SDA and SCL lines are sequentially pulsed on by the TAP I2C logic module for brief periods to first precharge the capacitance of the SDA line and then precharge the capacitance of the SCL line during low to high logic level transitions thereof. Precharging the capacitances of the I2C bus lines will also accelerate bus transfer operations for all I2C compatible devices since the capacitances of the I2C bus lines will be charged much faster through the low impedance active pull-up driver transistors then through the passive pull-up resistors.Type: GrantFiled: February 24, 2010Date of Patent: December 28, 2010Assignee: Microchip Technology IncorporatedInventors: Vern Stephens, Bret Walters
-
Patent number: 7847584Abstract: An on-die termination circuit is capable of increasing a resolution without enlargement of a chip or a layout size. The on-die termination circuit includes a control means, a termination resistance supply means, a code signal generating means. The control means sequentially generates a plurality of control signals in a response to a driving signal. The termination resistance supply means supplies a termination resistance in response to a coarse code signal having a plurality of bits and a fine code signal having a plurality of bits. The code signal generating means controls the fine code signal and the coarse code signal in response to the plurality of the control signals in order that the termination resistance has a level which is correspondent to an input resistance.Type: GrantFiled: January 20, 2009Date of Patent: December 7, 2010Assignee: Hynix Semiconductor Inc.Inventor: Jung-Hoon Park
-
Patent number: 7847594Abstract: A data output circuit of a semiconductor integrated circuit includes a plurality of drivers configured to drive data output terminals to a logic level corresponding to levels of input data in response to driving control signals, and a control section configured to activate and output driving control signals that supplied to a first group of the plurality of drivers, and to activate or inactivate and output driving control signals that supplied to a second group of the plurality of drivers, depending upon a level of a supply voltage.Type: GrantFiled: December 22, 2008Date of Patent: December 7, 2010Assignee: Hynix Semiconductor Inc.Inventor: Chang-Ki Baek
-
Patent number: 7843225Abstract: A multi-core bus termination apparatus includes a protocol analyzer and a plurality of drivers. The protocol analyzer is disposed within a processor core and configured to receive one or more protocol signals, and is configured to indicate whether or not the processor core owns the bus. The plurality of drivers is coupled to the protocol analyzer. Each of the plurality of drivers has one of a corresponding plurality of nodes, and each is configured to control how the one of the corresponding plurality of nodes is driven responsive whether or not the processor core owns the bus. Each of the plurality of drivers has protocol-based multi-core logic. The protocol-based multi-core logic is configured to enable pull-up logic if the processor core owns the bus, and is configured to disable the pull-up logic if the processor core does not own the bus.Type: GrantFiled: April 14, 2009Date of Patent: November 30, 2010Assignee: Via Technologies, Inc.Inventors: Darius D. Gaskins, James R. Lundberg
-
Patent number: 7843224Abstract: An object of the present invention is to realize reduction in an area of an output stage driver in an interface circuit that switches between two transmission systems. The interface circuit has two driver circuits and a drive control circuit that can switch between two driving systems that are a voltage driving system and a current driving system. The two driver circuits are connected to a power supply potential via the drive control circuit. Two input signals and inverted logic signals of the input signals are inputted via a selection circuit. According to a control signal inputted into the drive control circuit, the interface circuit switches between the voltage-driving type single-ended transmission system and current driving type differential transmission system.Type: GrantFiled: October 31, 2008Date of Patent: November 30, 2010Assignee: Panasonic CorporationInventors: Hiroshi Suenaga, Osamu Shibata, Yoshiyuki Saito, Toru Iwata, Masayuki Toyama, Kyoko Hirata
-
Patent number: 7843223Abstract: A semiconductor device includes a buffer unit configured to include first and second buffers, connected to each other in a cross-coupled manner, to receive a reference voltage and to buffer an input signal applied to the first and second buffers based on the reference voltage to drive an output terminal with a current-driving capacity; and a drive power adjustor configured to adjust the current-driving capacity depending on a level of a power supply voltage applied to the buffering unit.Type: GrantFiled: June 30, 2009Date of Patent: November 30, 2010Assignee: Hynix Semiconductor Inc.Inventor: Yong-Hoon Kim
-
Patent number: 7843222Abstract: A method for increasing responding speed and lifespan of a buffer includes detecting an edge of an input signal of the buffer, triggering a pulse signal with a predetermined period according to the detected edge, and driving the buffer for generating an output signal according to the pulse signal and the input signal.Type: GrantFiled: October 21, 2009Date of Patent: November 30, 2010Assignee: Etron Technology, Inc.Inventors: Chun Shiah, Tzu-Jen Ting, Yu-Hui Sung
-
Publication number: 20100295577Abstract: An advanced repeater with duty cycle adjustment. In accordance with a first embodiment of the present invention, an advanced repeater includes an output stage for driving an output signal line responsive to an input signal and a plurality of active devices for selectably adjusting a duty cycle of the signal. The advanced repeater may further include circuitry for producing a delayed version of the signal.Type: ApplicationFiled: April 14, 2010Publication date: November 25, 2010Inventor: Scott Pitkethly
-
Patent number: 7839173Abstract: A system for signal level shifting in an IC can include a first inverter having a first pull-up device and a pull-down device, wherein the first inverter is operable to receive an input signal having a voltage potential at a logic high that does not disable the first pull-up device. The system can include a second inverter coupled in series to an output of the first inverter, and a control module coupled to the output of the first inverter and an output of the second inverter. Prior to the input signal transitioning to the logic high, the control module is operable to decouple the input signal from the first pull-up device, disable the first pull-up device, and close a feedback loop that latches an output state of the second inverter.Type: GrantFiled: August 11, 2009Date of Patent: November 23, 2010Assignee: Xilinx, Inc.Inventors: Wenfeng Zhang, Qi Zhang, Jian Tan
-
Patent number: 7839174Abstract: An output buffer circuit includes a high voltage detecting circuit, a dynamic gate bias generating circuit, an output stage circuit and a pad voltage detector. The high voltage detecting circuit detects a power supply voltage and generates a first and a second determining signals and a first and a second bias voltages according to the power supply voltage. The dynamic gate bias generating circuit is biased by the first and the second bias voltages and receives the first and the second determining signals, for converting logic control signals into corresponding gate bias voltages according to the first and the second determining signals. The pad voltage detector detects a voltage of an I/O pad and provides a pad voltage detecting signal for the output stage circuit to modify an output signal outputted to an I/O pad. A mixed-voltage input/output (I/O) buffer is disclosed herein.Type: GrantFiled: December 9, 2008Date of Patent: November 23, 2010Assignees: Himax Technologies Limited, National Sun Yat-Sen UniversityInventors: Chua-Chin Wang, Tzung-Je Lee, Yi-Cheng Liu, Kuo-Chan Huang
-
Patent number: 7834667Abstract: A buffer circuit is disclosed. In one embodiment, the buffer circuit includes a preconditioning circuit and a driver circuit. The preconditioning circuit generates a pre-charge signal in response to receiving an input signal. After a predetermined duration, or when the pre-charge circuit reaches a threshold output signal level, the input signal is coupled to an input of the driver circuit. The output signal of the driver circuit is combined with the output signal of the preconditioning circuit to form a composite output signal of the buffer circuit. In one embodiment, the pre-charge signal is used to lower the effective VDS across the transistors of the driver circuit to reduce hot-carrier injection, and therefore reduce transistor performance degradation.Type: GrantFiled: April 24, 2006Date of Patent: November 16, 2010Assignee: Altera CorporationInventor: Myron Wai Wong
-
Patent number: 7825682Abstract: Techniques are provided for individually adjusting the on-chip termination impedance that is generated by input and output (IO) buffers in an input/output (IO) bank on an integrated circuit. The IO buffers in an IO bank can generate different on-chip termination impedances. And as a result, an IO bank can support more than one class of memory interfaces. An OCT calibration block generates a digital on-chip termination (OCT) calibration code. In some embodiments, circuitry in the IO banks can be configured to shift the OCT calibration code by one or more bits to adjust the series and/or parallel on-chip termination impedance in one or more IO buffers.Type: GrantFiled: June 26, 2008Date of Patent: November 2, 2010Assignee: Altera CorporationInventors: Xiaobao Wang, Chiakang Sung, Khai Q. Nguyen, Sanjay K. Charagulla
-
Patent number: 7821291Abstract: A calibration circuit for matching the output impedance of a driver by calibrating adjustments to the driver is described. The calibration circuit includes a driver circuit with a plurality of calibration transistors configured to receive a plurality of adjustment signals. The calibration circuit also includes a comparator circuit, and a binary searcher. The driver provides a signal corresponding to an output impedance to the comparator circuit. The output impedance signal is compared to a target impedance, and the comparator circuit then provides logic signals to the binary searcher representing whether the output impedance is greater than the target impedance. The binary searcher then selects a type of step size and count direction, in response to the logic signals, to count the number of steps for adjusting the calibration transistors of the driver.Type: GrantFiled: November 5, 2008Date of Patent: October 26, 2010Assignee: Micron Technology, Inc.Inventor: Shizhong Mei
-
Publication number: 20100253384Abstract: A semiconductor device is provided. A pull-up slew rate controller receives a first driving control signal generated in a first mode of operation, a second driving control signal generated in a second mode of operation, and data, and upon a first transition of the data, sequentially activates the data and a first pull-up delayed signal having different delay times in the first mode of operation and sequentially activates the data and the first to third pull-up delayed signals having different delay times in the second mode of operation. A pull-up driving unit sequentially pulls a data output terminal up in response to the data and the first to third pull-up delayed signals.Type: ApplicationFiled: March 31, 2010Publication date: October 7, 2010Inventor: KYO-MIN SOHN
-
Patent number: 7808468Abstract: A source driver for controlling a slew rate of a liquid crystal display (LCD) and a method for controlling the slew rate is provided. The source driver includes a plurality of output buffers for driving data lines, and a bias circuit for varying a bias voltage inputted to the output buffers to control a slew rate of the output buffers.Type: GrantFiled: June 3, 2006Date of Patent: October 5, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Kyoung-Mok Son, Soo-Cheol Lee
-
Patent number: 7808278Abstract: Described are amplifiers that facilitate high-speed communication with calibrated drive strength and termination impedance. Drivers and termination elements can be divided into a number N of parallel portions, one or more of which can be disabled and updated without interfering with signal (e.g., clock or data) transmission. Some embodiments identify inactive elements by examining incoming signals.Type: GrantFiled: May 7, 2008Date of Patent: October 5, 2010Assignee: Rambus Inc.Inventors: Huy M. Nguyen, Vijay Gadde, Sivakumar Doriaswamy
-
Patent number: 7804324Abstract: Apparatus including a reference circuit configured to provide a particular impedance and having a first plurality of switching devices and a resistive device coupled to each other in parallel; a second plurality of switching devices coupled to each other in parallel and coupled in series with the reference circuit between a supply node and a supply return node; and processing logic coupled to the second plurality of switching devices and configured to selectively enable and disable a combination of switching devices of the second plurality of switching devices that results in an impedance of the enabled switching devices more closely matching the particular impedance of the reference circuit than at least one other combination of enabled and disabled switching devices of the second plurality of switching devices.Type: GrantFiled: August 11, 2009Date of Patent: September 28, 2010Assignee: Micron Technology, Inc.Inventors: Sujeet Ayyapureddi, Raghukiran Sreeramaneni
-
Patent number: 7805544Abstract: The present invention provides an integrated circuit chip which includes a processor; a contact pad unit connected to a host through a plurality of contact pads; a host interface detector including at least one pull-up resistor and one pull-down resistor, for selectively connecting the pull-up resistor and the pull-down resistor to the contact pad unit to detect a host interface status; and an interface unit including a plurality of interface protocols, for communicating with the host using a part or all of the plurality of contact pads, wherein the processor receives a status of the host from the host interface detector, identifies a protocol of the host based on the received status of the host, and controls the interface unit so as to enable an interface protocol that is used to communicate with the host.Type: GrantFiled: July 20, 2007Date of Patent: September 28, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Seong-Hyun Kim, Sang-Bum Kim, Joong-Chul Yoon, Sang-Wook Kang, Jong-Sang Choi, Sung-Hyun Kim, Chul-Joon Choi
-
Patent number: 7804323Abstract: An impedance matching circuit performs a ZQ calibration for a test on a wafer process of a semiconductor memory device. The impedance matching circuit of the semiconductor memory device includes a first pull-down resistance unit, a first pull-up resistance unit, a second pull-up resistance unit and a second pull-down resistance unit. The first pull-down resistance unit supplies a ground voltage to a first node in response to a calibration test signal. The first pull-up resistance unit calibrates its resistance to that of the first pull-down resistance unit to thereby generate a pull-up calibration code. The second pull-up resistance unit supplies a supply voltage to a second node in response to the pull-up calibration code. The second pull-down resistance unit calibrates its resistance to that of the second pull-up resistance unit to thereby generate a pull-down calibration code.Type: GrantFiled: June 29, 2007Date of Patent: September 28, 2010Assignee: Hynix Semiconductor Inc.Inventors: Ki-Ho Kim, Kee-Teok Park
-
Patent number: 7800408Abstract: An I2C-bus compatible device when functioning as a clock master comprises a transient active pull-up I2C (“TAP-I2C”) logic module having high side driver transistors, e.g., P-channel field effect transistors (FETs), coupled between a positive supply voltage and respective serial data (“SDA”) and serial clock (“SCL”) lines on the I2C bus. The high side output driver transistors for the SDA and SCL lines are sequentially pulsed on by the TAP I2C logic module for brief periods to first precharge the capacitance of the SDA line and then precharge the capacitance of the SCL line during low to high logic level transitions thereof. Precharging the capacitances of the I2C bus lines will also accelerate bus transfer operations for all I2C compatible devices since the capacitances of the I2C bus lines will be charged much faster through the low impedance active pull-up driver transistors then through the passive pull-up resistors.Type: GrantFiled: September 8, 2008Date of Patent: September 21, 2010Assignee: Microchip Technology IncorporatedInventors: Vern Stephens, Bret Walters
-
Patent number: 7800416Abstract: A data output circuit includes a pre-driving block configured to receive input data, generate a plurality of pull-up signals and pull-down signals, and change enable times of the pull-up signals and the pull-down signals in response to a plurality of control signals, and a main driving block configured to generate output data in response to the pull-up signals and the pull-down signals.Type: GrantFiled: December 22, 2008Date of Patent: September 21, 2010Assignee: Hynix Semiconductor Inc.Inventors: Yong Ju Kim, Sung Woo Han, Hee Woong Song, Ic Su Oh, Hyung Soo Kim, Tae Jin Hwang, Hae Rang Choi, Ji Wang Lee, Jae Min Jang, Chang Kun Park
-
Patent number: 7795917Abstract: A buffer circuit includes at least one part that is powered by a supply voltage by means of a first initialization transistor, and connected to the ground by means of a second initialization transistor. The circuit is capable of transferring, between an input and an output, an input signal including at least one rising edge and/or one falling edge. The circuit includes a first CMOS inverter, of which the input is connected to the input of the circuit, and of which the output is mounted in series with the input of a second CMOS inverter, with the output of the second CMOS inverter being connected to the output of the circuit. A circuit creates an overvoltage on one of the two inverters during operation.Type: GrantFiled: January 15, 2008Date of Patent: September 14, 2010Assignee: STMicroelectronics SAInventors: Sebastien Barasinski, Cyrille Dray
-
Patent number: 7795919Abstract: A driver circuit in a high-speed serial communications system changes an input data signal into a differential signal. A first output terminal is connected to a predetermined power supply voltage through a first pullup resistance circuit and to a grounding voltage through a first pulldown resistance circuit. A second output terminal is connected to the predetermined power supply voltage through a second pull-up resistance circuit and to the grounding voltage through a second pulldown resistance circuit. Resistances of the first and second pull-up resistance circuits and resistances of the first and second pulldown resistance circuits are changed according to the input data signal.Type: GrantFiled: July 28, 2006Date of Patent: September 14, 2010Assignee: Ricoh Company, Ltd.Inventor: Hideo Fujiwara
-
Patent number: 7791367Abstract: An integrated circuit is configured to be in a calibration mode of operation to establish a desired output impedance of a driver circuit. A predetermined constant voltage is established at a circuit node within the integrated circuit. A calibration current is conducted through a transistor connected in series with a variable value resistance in the integrated circuit at the circuit node. A resistance value of the variable value resistance is varied to establish a value of the calibration current which establishes the desired output impedance. The calibration mode is exited and a functional mode is entered. A calibrated resistance value is used during the functional mode of operation. The calibration current is conducted as a calibrated current through the transistor and calibrated resistance value. Variation of the calibrated current is corrected in response to voltage and process variations to maintain the calibrated current and output impedance of the driver circuit.Type: GrantFiled: June 5, 2009Date of Patent: September 7, 2010Assignee: Freescale Semiconductor, Inc.Inventor: Perry H. Pelley
-
Patent number: 7791958Abstract: An output buffer includes first and second input transistors, first and second output loads and a current source. The first and second input transistors have first current electrodes that are commonly coupled to each other and control electrodes that are respectively coupled to a first differential input signal and a second differential input signal. The first and second output loads are coupled between a first power supply voltage and the first and second input transistors, respectively, wherein an output terminal is coupled to a node where the first output load is coupled to the first input transistor. The current source is coupled between the first current electrodes of the first and second input transistors and a second power supply voltage, wherein the second output load has an impedance value substantially one half of an impedance value of the first output load. Therefore, a differential output signal may be outputted through a single output terminal.Type: GrantFiled: October 1, 2008Date of Patent: September 7, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Jung-Hwan Choi
-
Patent number: 7782078Abstract: On die termination circuit and method for calibrating the same includes a external resistor connected to a first node, a plurality of calibration resistors connected to a second node, the plurality of calibration resistors being turned on/off in response to a calibration code set, a current mirror configured to mirror currents of the first node and the second node and a code generator configured to generate a calibration code set according to the mirrored currents. In accordance with a method for calibrating an on die termination circuit of the present invention, the method includes a step of mirroring a current of a first node connected to an external resistor and a current of a second node connected to a plurality of calibration resistors and a step of generating a calibration code set according to the mirrored currents.Type: GrantFiled: May 8, 2008Date of Patent: August 24, 2010Assignee: Hynix Semiconductor Inc.Inventor: Cheul-Hee Koo
-
Patent number: 7782091Abstract: Some embodiments include an output driver having a first circuit to provide a plurality of first parallel circuit paths between an output node and a first supply node, a second circuit to provide a plurality of second parallel circuit paths between the output node and a second supply node, and a control circuit responsive to a voltage at the output node to vary a value of a current in the plurality of first parallel circuit paths and a value of a second current in the plurality of second parallel circuit paths to control a signal shape of the output signal. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: November 14, 2006Date of Patent: August 24, 2010Assignee: Aptina Imaging CorporationInventor: Yan Lee
-
Patent number: 7782080Abstract: An output driver calibration circuit includes a programmable drive strength output pullup driver including a strongest transistor and a number of other transistors, a programmable drive strength output pulldown driver including a strongest transistor and a number of other transistors, and a calibration circuit for generating a number of control signals for controlling the transistors in the output pullup driver and the transistors in the output pulldown driver, wherein the control signals are generated simultaneously, except for two the strongest driver transistors.Type: GrantFiled: September 9, 2008Date of Patent: August 24, 2010Assignee: ProMOS Technologies Pte.Ltd.Inventor: Steve Eaton
-
Patent number: 7777526Abstract: Signal offset variation caused by transistor variation/mismatch in integrated circuits may be reduced. In one embodiment, a buffer circuit has variable-valued circuit elements. Offset variation measurements are made and the variable-valued circuit elements are calibrated to reduce the measured offset variation. In another embodiment, each amplifying stage of a multi-stage buffer provides variable gain. The total DC gain of the cascade is distributed unevenly across the stages, with more DC gain being provided by amplifier stages at the beginning of the cascade than at the end. An additional pre-amplifier stage can also be provided at the beginning of the cascade.Type: GrantFiled: June 6, 2008Date of Patent: August 17, 2010Assignee: Altera CorporationInventors: Sergey Shumarayev, Thungoc M. Tran, Wilson Wong, Simardeep Maangat
-
Patent number: 7768312Abstract: A semiconductor device of the invention has a plurality of P-channel transistors, to which resistance elements are inserted in series, prepared on a pull-up side of a driver such that an ON resistance value on the P-channel transistor side and a resistance value of the resistance element can be selected. In addition, also on a pull-down side of the driver, a plurality of N-channel transistors to which resistance elements are inserted in series are prepared such that an ON resistance value on the N-channel transistor side and a resistance value of the resistance element can be selected. A driver section having a linear current-voltage characteristic is realized by combination of those described.Type: GrantFiled: October 17, 2008Date of Patent: August 3, 2010Assignee: Elpida Memory, Inc.Inventor: Yukitoshi Hirose
-
Patent number: 7768310Abstract: A semiconductor device connected to other semiconductor device, includes a control portion which controls a drive capability for the other semiconductor device based on control information for the other semiconductor device.Type: GrantFiled: April 2, 2008Date of Patent: August 3, 2010Assignee: Panasonic CorporationInventor: Masanori Okinoi
-
Patent number: 7764082Abstract: Methods and apparatuses to terminate transmission lines using voltage limiters. In one aspect, a termination circuit is integrated on a substrate to terminate a transmission line connected from outside the substrate. The termination circuit includes: a port to interface with the transmission line; a first resistive path including a first voltage limiter coupled between the port and a first power supply voltage provided on the substrate resistive path; and a second resistive path including a second voltage limiter coupled between the port and a second power supply voltage provided on the substrate.Type: GrantFiled: November 20, 2007Date of Patent: July 27, 2010Inventors: Gang Yan, Xiaomin Si, Larry Wu, Jie Zhang
-
Patent number: 7759999Abstract: An Externally Asynchronous-Internally Clocked (EAIC) system that generates an internal clock signal includes a clock signal control block. The clock signal control block includes a pull-up unit that is activated in response to an input signal used to generate an internal clock signal; a pull-down unit that is activated in response to the input signal used to generate an internal clock signal, and a bypass unit that is provided between the pull-up unit and the pull-down unit, and selectively provides a signal path to the pull-down unit if the pull-down unit is activated and a signal path from the pull-up unit if the pull-up unit is activated.Type: GrantFiled: July 21, 2008Date of Patent: July 20, 2010Assignee: Hynix Semiconductor Inc.Inventor: Seon-Kwang Jeon
-
Patent number: 7755385Abstract: A method of operating an electronic device having an output driver with on die termination legs ODT, and non-ODT legs, includes the step of selectively tri-stating tuning transistors (ZQ trim devices) in the legs as a function of the operational state of the output driver. The tri-stating step is performed such that when a leg is not being utilized, the tuning transistors in the unused leg are placed in a tri-state. For example, during an ODT mode of the output driver, the tuning transistors in the non-ODT legs are tri-stated. During a READ mode of the output driver, the tuning transistors in the ODT legs are tri-stated. During a HiZ mode of the output driver, the tuning transistors in both legs are tri-stated. Tri-stating the tuning transistors in the unused output driver legs can reduce DQ pin capacitance by a total of approximately (Cgd+Cgs+Cgb).Type: GrantFiled: December 22, 2008Date of Patent: July 13, 2010Assignee: Micron Technology, Inc.Inventor: Raghukiran Sreeramaneni