Master-slave Bistable Latch Patents (Class 327/202)
-
Patent number: 8872563Abstract: A vehicle communication system for communicating with a person who is within a vehicle includes a device for hearing audible noises that emanate within the vehicle at locations external to the vehicle without making physical contact with the vehicle. Communication from the person in the vehicle to a person external to the vehicle is performed by aiming a light beam from the vehicle and receiving reflections of the light beam. The light beam is modulated by vibration of the vehicle caused the audible noises from within the vehicle. The received light beam is then processed to reproduce the audible noises so that the audible noises can be heard from a location outside of the vehicle, even when the vehicle is sealed (windows closed, etc.).Type: GrantFiled: August 9, 2013Date of Patent: October 28, 2014Inventor: Eddie B. Lofton
-
Patent number: 8866528Abstract: A dual flip-flop circuit combines two or more flip-flip sub-circuits into a single circuit. The flip-flop circuit comprises a first flip-flop sub-circuit and a second flip-flop sub-circuit. The first flip-flop sub-circuit comprises a first storage sub-circuit configured to store a first selected input signal and transfer the first selected input signal to a first output signal when a buffered clock signal transitions between two different logic levels and a dock driver configured to receive a clock input signal, generate an inverted clock signal, and generate the buffered clock signal. The second flip-flop sub-circuit is coupled to the clock driver and configured to receive the inverted clock signal and the buffered clock signal. The second flip-flop sub-circuit comprises a second storage sub-circuit configured to store a second selected input signal and transfer the second selected input signal to a second output signal when the buffered clock signal transitions.Type: GrantFiled: November 2, 2012Date of Patent: October 21, 2014Assignee: NVIDIA CorporationInventors: Hwong-Kwo Lin, Ge Yang, Xi Zhang, Jiani Yu, Ting-Hsiang Chu
-
Patent number: 8866527Abstract: Integrated circuits with logic circuitry are provided. The logic circuitry may be organized into logic regions. Each logic region may include a multiplexer, a flip-flop, a logic circuit, etc. The flip-flop may have an input that is connected to an output of the multiplexer. The multiplexer may have a first input connected to an output of the flip-flop in an adjacent logic region. The multiplexer may have a second input connected to the logic circuit. The logic regions may be connected in a chain. The flip-flops may be controlled by first and second control signals. The second control signal may be a delayed version of the first control signal. The multiplexer may be controlled by the second control signal. The flip-flops may include master and slave latches. The master latch is controlled by the first control signal while the slave latch is controlled by the first and second control signals.Type: GrantFiled: April 2, 2010Date of Patent: October 21, 2014Assignee: Altera CorporationInventor: David Lewis
-
Patent number: 8860485Abstract: To provide a novel nonvolatile latch circuit and a semiconductor device using the nonvolatile latch circuit, a nonvolatile latch circuit includes a latch portion having a loop structure where an output of a first element is electrically connected to an input of a second element, and an output of the second element is electrically connected to an input of the first element; and a data holding portion for holding data of the latch portion. In the data holding portion, a transistor using an oxide semiconductor as a semiconductor material for forming a channel formation region is used as a switching element. In addition, an inverter electrically connected to a source electrode or a drain electrode of the transistor is included. With the transistor, data held in the latch portion can be written into a gate capacitor of the inverter or a capacitor which is separately provided.Type: GrantFiled: April 1, 2013Date of Patent: October 14, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventors: Kiyoshi Kato, Jun Koyama
-
Patent number: 8841952Abstract: An integrated circuit (IC) includes a flip-flop that stores data when the IC is in built-in self-test (BIST) mode. The flip-flop includes a master latch connected to a slave latch, which in turn is connected to a data retention latch. A control circuit is connected to the flip-flop. During normal operation, the master latch receives a data input signal, which is transmitted through the slave latch to another flip-flop of the IC. When the control circuit initiates BIST (scan testing), data stored in the slave latch is transferred to the data retention latch. Upon completion of BIST, the data stored in the retention latch is used to restore the flip-flop to its original state.Type: GrantFiled: May 27, 2013Date of Patent: September 23, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Nitin Singh, Amit Jindal, Anurag Jindal
-
Publication number: 20140266364Abstract: Provided are a semiconductor circuit and a method of operating the same. The semiconductor circuit includes a first pulse generating circuit enabled to a rising edge of a clock signal and configured to generate a first read pulse, a second pulse generating circuit enabled to a rising edge of the clock signal and configured to generate a second read pulse independent of the first read pulse, a dynamic pull-down stage configured to develop a voltage level of a first dynamic node based at least on data values of an input signal and the first and second read pulses, and a dynamic pull-up stage configured to develop a voltage level of a second dynamic node based at least on data values of the input signal and the first and second read pulses.Type: ApplicationFiled: March 15, 2013Publication date: September 18, 2014Inventors: Rahul SINGH, Min-Su KIM
-
Publication number: 20140269854Abstract: This disclosure includes a point-to-point two-lineserial interface (TSI) suitable for use in a wireless communications device as well as in other applications. The TSI may employ a protocol providing multiple frame formats to achieve delivery of one type of message with a reduced latency and other messages at increased latencies. Further, although the master initiates reads, the slave circuit may signal the master in real time over the TSI.Type: ApplicationFiled: March 14, 2013Publication date: September 18, 2014Applicant: QUALCOMM INCORPORATEDInventor: Brian L. Wong
-
Patent number: 8836400Abstract: In an embodiment of the invention, a flip-flop circuit contains a 2-input multiplexer, a master latch, a transfer gate and a slave latch. The scan enable control signals SE and SEN of the multiplexer determine whether data or scan data is input to the master latch. Clock signals CKT and CLKZ and retention control signals RET and RETN determine when the master latch is latched. The slave latch is configured to receive the output of the master latch, a second data bit D2, the clock signals CKT and CLN, the retain control signals RET and RETN, the slave control signals SS and SSN. The signals CKT, CLKZ, RET, RETN, SS, SSN and PREN determine whether the output of the master latch or the second data bit D2 is latched in the slave latch. Control signals RET and RETN determine when data is stored in the slave latch during retention mode.Type: GrantFiled: July 23, 2013Date of Patent: September 16, 2014Assignee: Texas Instruments IncorporatedInventors: Steven Bartling, Sudhanshu Khanna
-
Patent number: 8836398Abstract: In an embodiment of the invention, a flip-flop circuit contains a 2-input multiplexer, a master latch, a transfer gate and a slave latch. The scan enable control signals SE and SEN of the multiplexer determine whether data or scan data is input to the master latch. The clock signals CLK and CLKN and retention control signals RET and RETN determine when the master latch is latched. The slave latch is configured to receive the output of the master latch, a second data bit D2, the clock signals CLK and CLN, the retain control signals RET and RETN, the slave control signals SS and SSN. The signals CLK, CLKN, RET, RETN, SS and SSN determine whether the output of the master latch or the second data bit D2 is latched in the slave latch. Control signals RET and RETN determine when data is stored in the slave latch during retention mode.Type: GrantFiled: February 5, 2013Date of Patent: September 16, 2014Assignee: Texas Instruments IncorporatedInventors: Steven Bartling, Sudhanshu Khanna
-
Patent number: 8836399Abstract: In an embodiment of the invention, a flip-flop circuit contains a 2-input multiplexer, a master latch, a transfer gate and a slave latch. The scan enable control signals SE and SEN of the multiplexer determine whether data or scan data is input to the master latch. The clock signals CLK and CLKN and retention control signals RET and RETN determine when the master latch is latched. The slave latch is configured to receive the output of the master latch, a second data bit D2, the clock signals CLK and CLN, the retain control signals RET and RETN, the slave control signals SS and SSN. The signals CLK, CLKN, RET, RETN, SS and SSN determine whether the output of the master latch or the second data bit D2 is latched in the slave latch. Control signals RET and RETN determine when data is stored in the slave latch during retention mode.Type: GrantFiled: February 5, 2013Date of Patent: September 16, 2014Assignee: Texas Instruments IncorporatedInventors: Steven Bartling, Sudhanshu Khanna
-
FLIP-FLOPS IN A MONOLITHIC THREE-DIMENSIONAL (3D) INTEGRATED CIRCUIT (IC) (3DIC) AND RELATED METHODS
Publication number: 20140253196Abstract: Flip-flops in a monolithic three-dimensional (3D) integrated circuit (IC)(3DIC) and related method are disclosed. In one embodiment, a single clock source is provided for the 3DIC and distributed to elements within the 3DIC. Delay is provided to clock paths by selectively controllable flip-flops to help provide synchronous operation. In certain embodiments, 3D flip-flop are provided that include a master latch disposed in a first tier of a 3DIC. The master latch is configured to receive a flip-flop input and a clock input, the master latch configured to provide a master latch output. The 3D flip-flop also includes at least one slave latch disposed in at least one additional tier of the 3DIC, the at least one slave latch configured to provide a 3DIC flip-flop output. The 3D flip-flop also includes at least one monolithic intertier via (MIV) coupling the master latch output to an input of the slave latch.Type: ApplicationFiled: March 5, 2013Publication date: September 11, 2014Applicant: QUALCOMM INCORPORATEDInventors: Yang Du, Jing Xie, Kambiz Samadi -
Patent number: 8829963Abstract: In an embodiment of the invention, a flip-flop circuit contains a 2-input multiplexer, a master latch, a transfer gate and a slave latch. The scan enable control signals SE and SEN of the multiplexer determine whether data or scan data is input to the master latch. Clock signals CKT and CLKZ and retention control signals RET and RETN determine when the master latch is latched. The slave latch is configured to receive the output of the master latch, a second data bit D2, the clock signals CKT and CLKN, the retain control signals RET and RETN, the slave control signals SS and SSN. The signals CKT, CLKZ, RET, RETN, SS, SSN RE, and PREN determine whether the output of the master latch or the second data bit D2 is latched in the slave latch. Control signals RET and RETN determine when data is stored in the slave latch during retention mode.Type: GrantFiled: January 14, 2014Date of Patent: September 9, 2014Assignee: Texas Instruments IncorporatedInventors: Steven Bartling, Sudhanshu Khanna
-
Patent number: 8829966Abstract: A current reuse frequency divider including a first latch circuit and a second latch circuit is provided. The first latch circuit includes a first transistor pair and a second transistor pair. The first latch circuit receives a first differential oscillation signal through bodies of the first transistor pair and the second transistor pair and divides the frequency of the first differential oscillation signal to generate a second differential oscillation signal. The second latch circuit is coupled to the first latch circuit and includes a third transistor pair and a fourth transistor pair. The second latch circuit receives the first differential oscillation signal through bodies of the third transistor pair and the fourth transistor pair and divides the frequency of the first differential oscillation signal to generate a third differential oscillation signal.Type: GrantFiled: December 27, 2012Date of Patent: September 9, 2014Assignee: Industrial Technology Research InstituteInventors: Chih-Hsiang Chang, Nai-Chen Cheng, Yu Lee, Ching-Yuan Yang
-
Patent number: 8829965Abstract: A system and method to perform scan testing using a pulse latch with a blocking gate is disclosed. In a particular embodiment, a scan latch includes a pulse latch operable to receive data while a pulse clock signal has a first logical clock value and a blocking gate coupled to an output of the pulse latch. The blocking gate is operable to propagate the data from the output of the pulse latch while the pulse clock signal has a second logical clock value.Type: GrantFiled: August 1, 2012Date of Patent: September 9, 2014Assignee: QUALCOMM IncorporatedInventors: Venkatasubramanian Narayanan, Kashyap R. Bellur
-
Publication number: 20140232439Abstract: In an embodiment of the invention, a flip-flop circuit contains a 2-input multiplexer, a master latch, a transfer gate and a slave latch. The scan enable control signals SE and SEN of the multiplexer determine whether data or scan data is input to the master latch. Clock signals CKT and CLKZ and retention control signals RET and RETN determine when the master latch is latched. The slave latch is configured to receive the output of the master latch, a second data bit D2, the clock signals CKT and CLKN, the retain control signals RET and RETN, the slave control signals SS and SSN. The signals CKT, CLKZ, RET, RETN, SS, SSN RE, and PREN determine whether the output of the master latch or the second data bit D2 is latched in the slave latch. Control signals RET and RETN determine when data is stored in the slave latch during retention mode.Type: ApplicationFiled: January 14, 2014Publication date: August 21, 2014Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Steven Bartling, Sudhanshu Khanna
-
Patent number: 8803581Abstract: A flip-flop structure with reduced set-up time is provided. The flip-flop includes the first master latch receiving a function data through the first switch controlled by a clock signal, the second master latch receiving a scan data through the second switch controlled by the clock signal, and a slave latch connected to the first master latch through the third switch controlled by the clock signal. The second master latch is coupled to the first master latch through the fourth switch controlled by the scan enable signal so that the scan enable signal controls whether the function data or the scan data becomes an output from the first master latch to the slave latch, and the slave latch is used to latch and transmit the output from the first master latch.Type: GrantFiled: April 12, 2010Date of Patent: August 12, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shyh-An Chi, Shiue Tsong Shen, Jeff Lee, Frank Y. Lee
-
Patent number: 8803582Abstract: In an embodiment of the invention, a flip-flop circuit contains a 2-input multiplexer, a master latch, a transfer gate and a slave latch. The scan enable control signals SE and SEN of the multiplexer determine whether data or scan data is input to the master latch. Clock signals CKT and CLKZ and retention control signals RET and RETN determine when the master latch is latched. The slave latch is configured to receive the output of the master latch, a second data bit D2, the clock signals CKT and CLN, the retain control signals RET and RETN, the slave control signals SS and SSN. The signals CKT, CLKZ, RET, RETN, SS, SSN and PREN determine whether the output of the master latch or the second data bit D2 is latched in the slave latch. Control signals RET and RETN determine when data is stored in the slave latch during retention mode.Type: GrantFiled: May 2, 2013Date of Patent: August 12, 2014Assignee: Texas Instruments IncorporatedInventors: Steven Bartling, Sudhanshu Khanna
-
Publication number: 20140218089Abstract: A latching circuit has an input for receiving the data value, an output for outputting a value indicative of the data value, a clock signal input for receiving a clock signal; and a pass gate. A feedback loop has two switching circuits arranged in parallel between two inverting devices, a first of the two switching circuits is configured to be off and not conduct in response to a control signal having a predetermined control value and a second of the two switching circuits is configured to be on and conduct in response to the control signal having the predetermined control value. A control signal controlling the two switching circuits is linked such that the switching devices switch their conduction status and the access control device act together to update the data value within the feedback loop.Type: ApplicationFiled: April 9, 2014Publication date: August 7, 2014Applicant: ARM LIMITEDInventors: Virgile JAVERLIAC, Yannick Marc NEVERS, Laurent Christian SIBUET, Selma LAABIDI
-
Patent number: 8797077Abstract: A master-slave flip-flop circuit includes: a master circuit to receive input data in a first state of a reference clock and hold the input data in a second state of the reference clock to output intermediary data; and a slave circuit to receive the intermediary data in the second state and hold the intermediary data in the first state to output data, wherein the master circuit includes: a feedback two-input NOR gate to receive an output of the master circuit and a first clock; an input three-input NOR gate to receive the input data, a second clock, and a third clock; and a synthesis two-input NOR gate to receive an output of the input three-input NOR gate and an output of the feedback two-input NOR gate.Type: GrantFiled: June 19, 2013Date of Patent: August 5, 2014Assignee: Fujitsu LimitedInventor: Ryuhei Sasagawa
-
Patent number: 8797078Abstract: The invention pertains to a latch circuit comprising a sensing arrangement with one or more sensing transistors adapted to sense an input signal and to provide a first signal based on the sensed input signal, and a sensing arrangement switch device connected or connectable to a first current source, the sensing arrangement switch device being adapted to switch on or off a current to the one or more sensing transistors based on a first clock signal.Type: GrantFiled: July 27, 2010Date of Patent: August 5, 2014Assignee: Freescale Semiconductor, Inc.Inventor: Saverio Trotta
-
Patent number: 8791740Abstract: A method for reducing average current consumption in a local oscillator (LO) path is disclosed. An LO signal is received at a master frequency divider and a slave frequency divider. Output from the master frequency divider is mixed with an input signal to produce a first mixed output. Output from the slave frequency divider is mixed with the input signal to produce a second mixed output. The second mixed output is forced to be in phase with the first mixed output.Type: GrantFiled: March 15, 2010Date of Patent: July 29, 2014Assignee: Qualcomm IncorporatedInventors: Dongjiang Qiao, Bhushan S. Asuri, Junxiong Deng, Frederic Bossu
-
Publication number: 20140184296Abstract: The present disclosure relates to a device and method to reduce the dynamic/static power consumption of an MCML logic device. In order to retain register contents during power off mode, an MCML retention latch and flip-flop are disclosed. Retention Latch circuits in MCML architecture are used to retain critical register contents during power off mode, wherein combination logic including clock buffers on the clock tree paths are powered off to reduce dynamic/static power consumption. The MCML retention flip-flop comprises a master latch and a slave latch, wherein a power switch is added to the master latch to power the master latch off during power off mode. The slave latch includes pull-down circuits that remain active to enable the slave latch to retain data at a proper voltage level during power off mode. Other devices and methods are also disclosed.Type: ApplicationFiled: December 27, 2012Publication date: July 3, 2014Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Tsung-Hsiung Lee, Shi-Hung Wang, Kuang-Kai Yen, Wei-Li Chen, Yung-Hsu Chuang, Shih-Hung Lan, Fan-Ming Kuo, Chewn-Pu Jou, Fu-Lung Hsueh
-
Publication number: 20140176212Abstract: A scan flip-flop may include a selector outputting a data signal or a scan input signal in response to a scan enable signal, and a flip-flop that latches an output signal of the selector or the data signal, based on a clock signal and a low voltage signal.Type: ApplicationFiled: September 17, 2013Publication date: June 26, 2014Applicant: Samsung Electronics Co., Ltd.Inventor: Min Su Kim
-
Publication number: 20140167828Abstract: Small area low power data retention flop. In accordance with a first embodiment of the present invention, a circuit includes a master latch coupled to a data retention latch. The data retention latch is configured to operate as a slave latch to the master latch to implement a master-slave flip flop during normal operation. The data retention latch is configured to retain an output value of the master-slave flip flop during a low power data retention mode when the master latch is powered down. A single control input is configured to select between the normal operation and the low power data retention mode. The circuit may be independent of a third latch.Type: ApplicationFiled: December 14, 2012Publication date: June 19, 2014Applicant: NVIDIA CORPORATIONInventors: Ge Yang, Hwong-Kwo Lin, Xi Zhang, Jiani Yu
-
Publication number: 20140173391Abstract: The invention relates to measured value transmitting devices for serially transmitting data in accordance with the SSI method, Synchronous Serial Interface. At least one slave is provided which provides the data bits of a measured value detected by at least one sensor for the purpose of a serial bit-by-bit transmission to a master. The master requests a measured value from the slave by means of a clock burst that has multiple clock cycles, the number of which matches the number of the data bits to be transmitted. A first measured value transmitting device according to the invention is characterized in that the clock cycles of the clock burst have a specified duty cycle which corresponds to the ratio of the pulse duration to the period duration of one clock cycle, and the master contains a comparator. The master reads the clock bursts outputted on the at least one clock line and checks the duty cycle in the comparator to determine whether an upper threshold and/or a lower threshold has been exceeded.Type: ApplicationFiled: August 11, 2011Publication date: June 19, 2014Applicant: BALLUFF GMBHInventor: Uwe Hahn
-
Publication number: 20140145772Abstract: In accordance with an embodiment, a description is given of a storage circuit including an input stage configured to provide a value to be stored, a storage stage configured to store the value to be stored, an output stage configured to output a value stored by the storage circuit, and a control circuit, wherein the control circuit is configured to receive a signal from the output stage, which signal indicates the charge state of the output stage, and, if the charge state of the output stage is equal to a predefined precharge state, to output an activation signal to the storage stage, and wherein the storage stage is configured to store the value to be stored, provided by the input stage, in reaction to the activation signal.Type: ApplicationFiled: November 26, 2013Publication date: May 29, 2014Applicant: Infineon Technologies AGInventor: Thomas Kuenemund
-
Patent number: 8736334Abstract: A current mode logic latch may include a first hold stage transistor coupled at its drain terminal to the drain terminal of a first sample stage transistor. A second hold stage transistor is coupled at its drain terminal to the drain terminal of a second sample stage transistor, coupled at its gate terminal to the drain terminal of the first hold stage transistor, and coupled at its drain terminal to a gate terminal of the first hold stage transistor. A first hold stage current source is coupled to a source terminal of the first hold stage transistor. A second hold stage current source is coupled to a source terminal of the second hold stage transistor. The hold stage switch is coupled between the source terminal of the first hold stage transistor and the source terminal of the second hold stage transistor.Type: GrantFiled: June 13, 2012Date of Patent: May 27, 2014Assignee: Fujitsu LimitedInventors: Shuo-Chun Kao, Nikola Nedovic
-
Patent number: 8730404Abstract: In an embodiment, the present invention includes a latch circuit having a first input to receive a data signal and a second input to receive a clock signal. This latch circuit may have a first pair of transistors including a first transistor gated by the data signal and a second transistor gated by an inverted data signal and a second pair of transistors including third and fourth transistors gated by the clock signal. The first transistor may be coupled to the third transistor at a first inter-latch node and the second transistor coupled to the fourth transistor at a second inter-latch node. A reset circuit may be coupled to the latch circuit to maintain the first and second inter-latch nodes at a predetermined voltage level when the clock signal is inactive.Type: GrantFiled: May 31, 2012Date of Patent: May 20, 2014Assignee: Silicon Laboratories Inc.Inventors: Clayton Daigle, Abdulkerim L. Coban
-
Patent number: 8723574Abstract: According to one embodiment, a semiconductor integrated circuit is provided, which has mounted thereto a flip-flop circuit including a latch portion that takes and holds input data based upon a clock signal, and a clock portion that inputs the clock signal to the latch portion, wherein an active region of the flip-flop circuit is divided in such a manner that the width of the active region is secured, and each of the active regions has uniform width.Type: GrantFiled: February 1, 2012Date of Patent: May 13, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Yoshihiro Tomita
-
Patent number: 8723548Abstract: A hysteresis-based logic element design for improved soft error rate with low area/performance overhead. In one embodiment, a hysteresis inverter block including one or more pairs of inverters can be coupled to a logic element to adjust a switching threshold of the logic element.Type: GrantFiled: May 23, 2012Date of Patent: May 13, 2014Assignee: Broadcom CorporationInventors: Karthik Chandrasekharan, Balaji Narasimham, Gregory Djaja
-
Publication number: 20140125392Abstract: A latching circuit has an input for receiving the data value, an output for outputting a value indicative of the data value, a clock signal input for receiving a clock signal; and a pass gate. A feedback loop has two switching circuits arranged in parallel between two inverting devices, a first of the two switching circuits is configured to be off and not conduct in response to a control signal having a predetermined control value and a second of the two switching circuits is configured to be on and conduct in response to the control signal having the predetermined control value. A control signal controlling the two switching circuits is linked such that the switching devices switch their conduction status and the access control device act together to update the data value within the feedback loop.Type: ApplicationFiled: November 5, 2012Publication date: May 8, 2014Applicant: ARM LIMITEDInventors: Virgile JAVERLIAC, Yannick Marc NEVERS, Laurent Christian SIBUET, Selma LAABIDI
-
Patent number: 8717078Abstract: A latching device includes input and output latching elements to receive and output data values wherein the input and output elements are configured to receive a first and second clocks, respectively. The clocks have the same frequency but are inverted. The elements are transparent and transmit data between an input and an output in response to the first value of a received clock and are opaque and hold the data value in response to a second value of the received clock, such that in response to the first and second clocks the input data value is clocked through the input and output elements to the output. The device includes a device for selecting an operational data value or a diagnostic data value for input to the input element in response to a value of a diagnostic enable signal indicating a functional mode or a diagnostic mode.Type: GrantFiled: June 13, 2012Date of Patent: May 6, 2014Assignee: ARM LimitedInventors: Sachin Satish Idgunji, Robert Campbell Aitken, Imran Iqbal
-
Patent number: 8704574Abstract: A power distribution system includes the use of a master digital signal processor (DSP) and two slave DSPs connected to the master DSP. The slaves DSPs may be connected to each of a plurality of solid state power channels (SSPC) controlling power distribution functions to each of the channels. A power control strategy may use one power supply for the master DSP, a second power supply shared between the slave DSPs, and a third power supply shared between each of the SSPC channels.Type: GrantFiled: February 13, 2012Date of Patent: April 22, 2014Assignee: Honeywell International Inc.Inventors: Prashant Purushotham Prabhuk, Narendra Rao, Ezekiel Poulose Aikkaravelil, Vinod Kunnambath, Randy Fuller, David Lazarovich, Zhenning Liu
-
Publication number: 20140077854Abstract: This disclosure relates generally to sequential state elements (SSEs). More specifically, embodiments of flip-flops are disclosed, along with computerized methods and systems of designing the same. In one embodiment, the flip-flop includes a substrate and subcircuits that are formed on the substrate. The subcircuits provide subfunctions, wherein each of the subcircuits provides at least one of the subfunctions. More specifically, the subfunctions are provided in a sequential logical order by the subcircuits so that the flip-flop provides a flip-flop function. However, the subcircuits are interleaved out of the sequential logical order with respect to a corresponding subfunction provided by each of the subcircuits along a vector defined by the substrate. In this manner, interleaving the subcircuits along the vector of the substrate can provide separation between charge collection nodes without requiring increases in size. Thus, the flip-flop can be more compact and less expensive to manufacture.Type: ApplicationFiled: September 19, 2013Publication date: March 20, 2014Applicant: Arizona Board of Regents, a body corporated of the State of Arizona, acting for and on behalf of AriInventors: Lawrence T. Clark, Sandeep Shambhulingaiah, Sushil Kumar, Chandarasekaran Ramamurthy
-
Patent number: 8674739Abstract: A single inversion pulse flop includes a critical evaluation path with a single inverter and a storage feedback loop arranged in parallel with the critical evaluation path. The single inversion pulse flop incurs a single inversion delay and does not require an output buffer.Type: GrantFiled: February 18, 2011Date of Patent: March 18, 2014Assignee: Oracle International CorporationInventors: Robert P. Masleid, Anand Dixit
-
Patent number: 8669800Abstract: A method and circuits for implementing power saving self powering down latch operation, and a design structure on which the subject circuit resides are provided. A master slave latch includes a virtual power supply connection. At least one connection control device is coupled between the virtual power supply connection and a voltage supply rail. A driver gate applies a power down signal driving the at least one connection control device to control the at least one connection control device during a self power down mode. The driver gate combines a self power down input signal and a latch data output signal to generate the power down signal.Type: GrantFiled: February 24, 2012Date of Patent: March 11, 2014Assignee: International Business Machines CorporationInventors: Derick G. Behrends, Todd A. Christensen, Travis R. Hebig, Michael Launsbach
-
Patent number: 8670520Abstract: A shift register has a first latch and a second latch and a first output circuit and a second output circuit. The first latch and the second latch are series-connected. The latches are implemented to take over a signal state applied to their data inputs in a transparent state and to maintain the taken-over signal state in a non-transparent operating state. Clock inputs of the latches are switched such that the second latch is in the transparent operating state when the first latch is in the non-transparent operating state and vice versa. The first output circuit is implemented to provide a predetermined level independent of the signal state existing in the first latch at a first shift register output of the shift register in the transparent operating state and to provide a level depending on the signal state stored in the first latch in the non-transparent operating state of the first latch.Type: GrantFiled: August 16, 2013Date of Patent: March 11, 2014Assignee: Fraunhofer-Gesellschaft zur Foerderung der angewandten Forschung e.V.Inventors: Matthias Oberst, Johann Hauer
-
Patent number: 8643421Abstract: A method and elastic buffer circuit are provided for implementing low power, single master-slave elastic buffers in a network chip design to provide a continuous stream of data to multiple sinks from multiple sources, and a design structure on which the subject circuit resides. An elastic buffer only uses a single master-slave register. The circuit includes a finite state machine, and a latch control block (LCB) to implement the single master-slave elastic buffer removing all ½ cycle paths between buffer locations enabling usage of the single master-slave register.Type: GrantFiled: March 12, 2013Date of Patent: February 4, 2014Assignee: International Business Machines CorporationInventors: Anthony G. Aipperspach, Morgan D. Davis, Matthew R. Ellavsky, Kent H. Haselhorst, Kerry C. Imming, Mark G. Veldhuizen
-
Publication number: 20140028362Abstract: A combination circuit generates first and second internal signals according to first and second input signals, respectively. A first master latch circuit selectively captures and holds a scan-in signal and the first internal signal, and generates a first output signal and a first intermediate signal based on the signals thus captured and held. A first slave latch circuit selectively captures and holds the first intermediate signal and the second internal signal, and generates a second output signal and a scan-out signal based on the signals thus captured and held. This arrangement reduces a circuit scale and power consumption of the input circuited provided in a semiconductor integrated circuit to which a scan path test method is applied.Type: ApplicationFiled: September 27, 2013Publication date: January 30, 2014Applicant: PANASONIC CORPORATIONInventors: Tsuyoshi KOIKE, Shigeo HOUMURA
-
Patent number: 8624650Abstract: An object is to provide a low-power semiconductor device which does not require a latch circuit to hold data at the output of inverter circuits. In the semiconductor device, an input of a first inverter circuit is connected to an input terminal through a source and a drain of a first transistor. An input of a second inverter circuit is connected to an output of the first inverter circuit through a source and a drain of a second transistor. An output of the second inverter is connected to an output terminal. An inverted clock signal and a clock signal are input to gates of the first transistor and the second transistor, respectively. The first and the second transistor have extremely low off-current, which allows the output potential of the device to remain unchanged even when the input varies.Type: GrantFiled: December 20, 2010Date of Patent: January 7, 2014Assignee: Semiconductor Energy Laboratory Co., Ltd.Inventor: Masato Ishii
-
Publication number: 20140002161Abstract: Various aspects of this disclosure provide a circuit arrangement, including: an input; a first latch circuit coupled to the input, the first latch circuit including a first forward inverter and a first feedback inverter; a switch, wherein a first terminal of the switch is coupled to an output of the first forward inverter; a second latch circuit coupled to a second terminal of the switch; an output coupled to the second latch circuit; and an isolating circuit configured to isolate the first forward inverter from an input of the first feedback inverter.Type: ApplicationFiled: March 15, 2013Publication date: January 2, 2014Inventors: Klaus von Arnim, Stefan Bergler
-
Patent number: 8618856Abstract: A latch device is provided with a driver and a shadow latch. The driver has an input to accept a binary driver input signal, an input to accept a clock signal, and an input to accept a shadow-Q signal. The driver has an output to supply a binary Q signal equal to the inverse of the driver input signal, in response to the driver input signal, the shadow-Q signal, and the clock signal. The shadow latch has an input to accept the driver input signal, and an input to accept the clock signal. The shadow latch has an output to supply the shadow-Q signal equal to the inverted Q signal, in response to the driver input signal and clock signal.Type: GrantFiled: March 31, 2011Date of Patent: December 31, 2013Assignee: Applied Micro Circuits CorporationInventors: Alfred Yeung, Hamid Partovi, John Ngai, Ronen Cohen
-
Publication number: 20130335128Abstract: A latching device includes input and output latching elements to receive and output data values wherein the input and output elements are configured to receive a first and second clocks, respectively. The clocks have the same frequency but are inverted. The elements are transparent and transmit data between an input and an output in response to the first value of a received clock and are opaque and hold the data value in response to a second value of the received clock, such that in response to the first and second clocks the input data value is clocked through the input and output elements to the output. The device includes a device for selecting an operational data value or a diagnostic data value for input to the input element in response to a value of a diagnostic enable signal indicating a functional mode or a diagnostic mode.Type: ApplicationFiled: June 13, 2012Publication date: December 19, 2013Applicant: ARM LIMITEDInventors: Sachin Satish IDGUNJI, Robert Campbell AITKEN, Imran IQBAL
-
Publication number: 20130335129Abstract: A current mode logic latch may include a first hold stage transistor coupled at its drain terminal to the drain terminal of a first sample stage transistor. A second hold stage transistor is coupled at its drain terminal to the drain terminal of a second sample stage transistor, coupled at its gate terminal to the drain terminal of the first hold stage transistor, and coupled at its drain terminal to a gate terminal of the first hold stage transistor. A first hold stage current source is coupled to a source terminal of the first hold stage transistor. A second hold stage current source is coupled to a source terminal of the second hold stage transistor. The hold stage switch is coupled between the source terminal of the first hold stage transistor and the source terminal of the second hold stage transistor.Type: ApplicationFiled: June 13, 2012Publication date: December 19, 2013Applicant: FUJITSU LIMITEDInventors: Shuo-Chun Kao, Nikola Nedovic
-
Patent number: 8604853Abstract: An integrated circuit including a state retention node, a conductive clock network shielding and multiple state retention devices for maintaining a state of the integrated circuit during the low power state. The state retention node receives a state retention supply voltage which remains at an operative voltage level during a low power state. The conductive clock network shielding is distributed with clock signal conductors and is coupled to the state retention node. Each state retention device has a supply voltage input coupled to the clock network shielding so that it remains powered during the low power state. The state retention node may be implemented as a minimal set of conductive traces. A state retention buffer may be provided for buffering a power gating signal indicative of the low power state, in which the buffer has a supply voltage input coupled to the clock network shielding.Type: GrantFiled: May 25, 2012Date of Patent: December 10, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Anis M. Jarrar, Hector Sanchez
-
Patent number: 8604854Abstract: Disclosed herein is a pseudo single-phase flip-flop. The master section includes a pre-dissipation stage and a first keeper. The pre-dissipation stage discharges the first keeper to the mDb second binary value, and selectively charges the first keeper with the mDb first binary value in the master pass mode. The pre-dissipation stage selectively prevents the first keeper from charging to the mDb first binary value in response to one of the clock phases. The slave section includes a pre-charge stage, a second keeper, a post-dissipation stage, and a third keeper. The second keeper maintains a first binary value in a slave pass mode when the mDb signal has a second binary value. The second keeper supports the second binary value in the slave pass mode when the mDb signal has the first binary value. The third keeper maintains the Q signal binary value during the slave hold mode.Type: GrantFiled: March 6, 2012Date of Patent: December 10, 2013Assignee: Applied Micro Circuits CorporationInventors: Hamid Partovi, Alfred Yeung, Luca Ravezzi, John Ngai
-
Publication number: 20130314138Abstract: An integrated circuit including a state retention node, a conductive clock network shielding and multiple state retention devices for maintaining a state of the integrated circuit during the low power state. The state retention node receives a state retention supply voltage which remains at an operative voltage level during a low power state. The conductive clock network shielding is distributed with clock signal conductors and is coupled to the state retention node. Each state retention device has a supply voltage input coupled to the clock network shielding so that it remains powered during the low power state. The state retention node may be implemented as a minimal set of conductive traces. A state retention buffer may be provided for buffering a power gating signal indicative of the low power state, in which the buffer has a supply voltage input coupled to the clock network shielding.Type: ApplicationFiled: May 25, 2012Publication date: November 28, 2013Applicant: Freescale Semiconductor, Inc.Inventors: Anis M. Jarrar, Hector Sanchez
-
Patent number: 8593193Abstract: Some of the embodiments of the present disclosure provide a D type flip-flop, comprising a first sampling module configured to sample an input signal while the input signal is at a low logical value; a second sampling module configured to sample the input signal while the input signal is at a high logical value; and a latch configured to logically generate an output signal responsively to the sampling of the input signal by the first sampling module and by the second sampling module. Other embodiments are also described and claimed.Type: GrantFiled: August 24, 2011Date of Patent: November 26, 2013Assignee: Marvell Israel (M.I.S.L) Ltd.Inventor: Mel Bazes
-
Patent number: 8581652Abstract: A flip-flop circuit (FF 10) of the present invention includes master latch circuits (LAT 11 and LAT 12), slave latch circuits (LAT 13 and LAT 14), C-element circuits (CE 11, CE 12, CE 13, and CE 14), and inverter circuits (INV 11, INV 12, INV 13, and INV 14). The inverter circuits (INV 11 and INV 12) are interconnected to each other between the C-element circuit (CE 11) and the C-element circuit (CE 12). The inverter circuits (INV 13 and INV 14) are interconnected to each other between the C-element circuit (CE 13) and the C-element circuit (CE 14).Type: GrantFiled: June 8, 2011Date of Patent: November 12, 2013Assignee: National University Corporation Kyoto Institute of TechnologyInventors: Kazutoshi Kobayashi, Jun Furuta, Hidetoshi Onodera
-
Patent number: 8570562Abstract: An image forming apparatus includes a communication interface unit to communicate with a network using a physical layer protocol (PHY), a first control unit that includes a first Media Access Controller (MAC) to perform Media Access Control for the PHY when the image forming apparatus operates in a normal mode, and to control the image forming apparatus, a second control unit that includes a second Media Access Controller (MAC) to perform Media Access Control for the PHY when the image forming apparatus operates in a power saving mode, and a switching unit to switch a data path between the PHY, the first MAC, and the second MAC according to the operation mode of the image forming apparatus.Type: GrantFiled: March 22, 2010Date of Patent: October 29, 2013Assignee: SAMSUNG Electronics Co., Ltd.Inventor: Youn-jae Kim