Converging With Plural Inputs And Single Output Patents (Class 327/407)
-
Patent number: 7554355Abstract: Provided is a crossbar switch architecture appropriate to a multi-processor system-on-a-chip (SoC) platform including a plurality of masters and slaves, capable of high-speed data transfer, allowing the number of masters or slaves therein to be easily increased, and having a simple control structure. The crossbar switch architecture includes 2×1 multiplexers connected in a matrix form consisting of rows and columns. The 2×1 multiplexers each have one input line connected with an output line of a multiplexer at a front column of the same row, and the other input line connected with an input/output line of a column including the corresponding multiplexer, and an output line of a multiplexer at the last column of each row is connected with an input/output line of the row.Type: GrantFiled: December 1, 2006Date of Patent: June 30, 2009Assignee: Electronics and Telecommunications Research InstituteInventors: June Young Chang, Han Jin Cho
-
Publication number: 20090160492Abstract: A circuit for switching clock signals with logic devices using a glitchless clock multiplexer optimized for synchronous and asynchronous clocks. The circuit comprises an asynchronous clock group and one or more synchronous clock group(s). The asynchronous group comprises a plurality of high frequency glitchless control (HFGC) blocks for asynchronous clock sources. Each synchronous group comprises a plurality of HFGC blocks for synchronous clock sources. The circuit comprises a multiplexer for receiving delayed input clock signals from HFGC blocks for asynchronous clock sources and from HFGC blocks for synchronous clock sources. A switching latency from a first input clock signal belonging to a synchronous group to a second input clock signal belonging to the same synchronous group is one clock cycle or less of the second input clock signal. Switching latency is the period in which no clock pulse appears at the final output of the circuit.Type: ApplicationFiled: December 20, 2007Publication date: June 25, 2009Inventors: Eskinder Hailu, Takeo Yasuda
-
Patent number: 7545834Abstract: A switch fabric that carries analog differential signals is constructed from 2×2 switches. Each 2×2 switch has two differential inputs that are applied to two demultiplexers. Each 2×2 switch also has two differential outputs, each driven by an equalizing mux. Each demultiplexer has two amplifiers that drive intermediate differential signals to the two equalizing muxes. Each equalizing mux has two equalizers that receive the intermediate differential signals from the two demultiplexers. A select signal enables one equalizer but disables the other to select one of the two intermediate differential inputs. A combining amplifier receives differential outputs from both equalizers and generates a final differential output. R, C values in each equalizer can be adjusted to compensate for loading variations in the intermediate differential signals which can have different physical lengths in a switch fabric.Type: GrantFiled: January 10, 2006Date of Patent: June 9, 2009Assignee: Pericom Semiconductor Corp.Inventors: Zhangqi Guo, Anna Tam
-
Publication number: 20090140771Abstract: Various circuit techniques for implementing ultra high speed circuits use current-controlled CMOS (C3MOS) logic with inductive broadbanding fabricated in conventional CMOS process technology. Optimum balance between power consumption and speed for each circuit application is achieved by combining high speed C3MOS logic with inductive broadbanding/C3MOS logic with low power conventional CMOS logic. The combined C3MOS logic with inductive broadbanding/C3MOS/CMOS logic allows greater integration of circuits such as high speed transceivers used in fiber optic communication systems.Type: ApplicationFiled: February 10, 2009Publication date: June 4, 2009Applicant: BROADCOM CORPORATIONInventor: Michael M. Green
-
Publication number: 20090140790Abstract: An exemplary electronic device includes a power module having an anode and a cathode; an audio module having a first audio signal terminal, a second audio signal terminal and a ground terminal; and an audio socket having a first audio signal terminal, a second audio signal terminal connected to the second audio terminal of the audio module, and a ground terminal, wherein the first audio terminal of the audio socket is selectively connected to the anode of the power module and the first audio signal terminal of the audio module via a first switch, the ground terminal of the audio socket is selectively connected to the cathode of the power module and the ground terminal of the ground module of the audio module via a second switch. Therefore, users can charge the electronic device via the audio interface.Type: ApplicationFiled: December 20, 2007Publication date: June 4, 2009Applicants: HONG FU JIN PRECISION INDUSTRY (ShenZhen) CO., LTD., HON HAI PRECISION INDUSTRY CO., LTD.Inventors: CHANG-CHUN LIU, XIAO-LIN GAN, YU-KUANG HO
-
Patent number: 7521987Abstract: Multiple supply voltage select circuit for use with reduced supply voltage levels and method for using same are described. A first and second set of P-channel transistors are used for voltage pull-up at a common node using two supply voltages, respectively. A P-channel transistor from each of the sets is gated by output of a respective level shifter. Both of the level shifters are biased with a higher of the two supply voltages. First and second inputs are respectively provided to the level shifters and to gates of other P-channel transistors of each of the sets.Type: GrantFiled: December 3, 2007Date of Patent: April 21, 2009Assignee: Xilinx, Inc.Inventors: Edward Cullen, John G. O'Dwyer, Jinsong Huang
-
Publication number: 20090085645Abstract: A plurality of circuit blocks are provided in a semiconductor device which collects and corrects impairment quantities of discretionary areas in a circuit group of various types having random couplings. The semiconductor device is provided with a detector, which is arranged in each circuit block and detects an electric signal of an element in the circuit block; a wiring wherein each detector output passes through; a plurality of switches for feeding the wiring with each detector output; and a buffer connected to the wiring and passes through a direct current voltage.Type: ApplicationFiled: April 27, 2006Publication date: April 2, 2009Applicant: NEC CORPORATIONInventor: Akio Tanaka
-
Publication number: 20090085646Abstract: Integrated circuit devices include operational circuits that are configured to operate from power supply voltages and from high voltages that are generated in the integrated circuit device from the power supply voltages. A circuit for measuring the high voltages is also provided in the integrated circuit. The circuit includes a common high voltage measurement pad and high voltage switch units connected to the common high voltage measurement pad. A respective high voltage switch unit is configured to transmit a corresponding one of the high voltages to the common high voltage measurement pad in response to a corresponding enable signal. The operational circuits may be non-volatile memory cells, such as flash memory cells. Related methods of measuring high voltages in an integrated circuit device are also described.Type: ApplicationFiled: August 12, 2008Publication date: April 2, 2009Inventors: Hyun-chul Ha, Oh-suk Kwon
-
Publication number: 20090080465Abstract: Disclosed herein is a multiplexer circuit. The multiplexer circuit includes a first differential output unit, a second differential output unit, and a selection unit. The first differential output unit receives NRZ input signals (D1, and D1) and a clock signal (CLK), and generates differential RZ-mode outputs (R1 and R1). The second differential output unit receives NRZ input signals (D2 and D2) and an inverted clock signal ( CLK), and generates differential RZ-mode outputs (R2 and R2). The selection unit receives the RZ-mode output signals (R1, R1, R2, and R2) generated at the first differential output unit and the second differential output unit, and generates NRZ mode outputs in each half cycle of the clock signal (CLK).Type: ApplicationFiled: November 20, 2007Publication date: March 26, 2009Applicant: KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGYInventors: Kyoung Hoon YANG, Tae Ho KIM
-
Patent number: 7498843Abstract: Various circuit techniques for implementing ultra high speed circuits use current-controlled CMOS (C3MOS) logic with inductive broadbanding fabricated in conventional CMOS process technology. Optimum balance between power consumption and speed for each circuit application is achieved by combining high speed C3MOS logic with inductive broadbanding/C3MOS logic with low power conventional CMOS logic. The combined C3MOS logic with inductive broadbanding/C3MOS/CMOS logic allows greater integration of circuits such as high speed transceivers used in fiber optic communication systems.Type: GrantFiled: January 31, 2006Date of Patent: March 3, 2009Assignee: Broadcom CorporationInventor: Michael M. Green
-
Patent number: 7498860Abstract: A buffer circuit is selectively operative in one of at least a first mode and a second mode as a function of a first control signal supplied to the buffer circuit. The buffer circuit includes interface circuitry operative to receive at least second and third control signals referenced to a first voltage level, and to generate an output signal referenced to a second voltage level, the second voltage level being greater than the first voltage level. The output signal is a function of the second control signal in the first mode and is a function of the third control signal in the second mode. The buffer circuit further includes at least first and second circuit portions coupled to the interface circuitry, each of the first and second circuit portions including at least one control input operative to receive the output signal generated by the interface circuitry.Type: GrantFiled: March 27, 2007Date of Patent: March 3, 2009Assignee: Agere Systems Inc.Inventors: Dipankar Bhattacharya, Carol A. Huber, Makeshwar Kothandaraman, John C. Kriz, Bernard L. Morris
-
Patent number: 7492210Abstract: A first switch circuit includes first and second N-type MOSFETs. A second switch circuit includes third and fourth N-type MOSFETs. A control signal is input to a first inverter and a third inverter, the output of the first inverter input to a second inverter and the gate of the fourth MOSFET, the output of the second inverter input to the gate of the first MOSFET, the output of the third inverter input to a fourth inverter and the gate of the third MOSFET, the output of the fourth inverter input to the gate of the second MOSFET. A first input voltage is connected to the source of the second MOSFET and the sources of N-type MOSFETS in the third and fourth inverters. A second input voltage is connected the source of the fourth MOSFET and the sources of N-type MOSFETS in the first and second inverters.Type: GrantFiled: December 21, 2006Date of Patent: February 17, 2009Assignees: Sanyo Electric Co., Ltd., Sanyo Semiconductor Manufacturing Co., Ltd.Inventors: Toshiyuki Imai, Junko Kimura
-
Patent number: 7486110Abstract: An improved LUT based multiplexer, including a first set of muxlets, each receiving a subset of input data lines at its inputs and one or more muxlet stages cascaded together to form a tree structure in which the roots are the first set of muxlets and the last stage of muxlet produces the final output.Type: GrantFiled: September 23, 2005Date of Patent: February 3, 2009Assignee: STMicroelectronics Pvt. Ltd.Inventors: Naresh Kumar Bhatti, Sonia Singhal
-
Patent number: 7482853Abstract: A MOSFET-based, multi signal-switching circuit controllably passes analog/audio signals and digital signals through a common terminal to a single connector. Analog/audio signals are coupled through a single N-channel MOSFET analog signal switch which, when turned-ON, minimizes distortion of the analog/audio signal and capacitive loading to an adjacent, MOS-based or CMOS-based digital data signal switch. A respective turn-OFF circuit maintains its associated switch MOSFET turned OFF.Type: GrantFiled: May 22, 2006Date of Patent: January 27, 2009Assignee: Intersil Americas Inc.Inventors: Donald Giles Koch, Douglas Lawton Youngblood, Christopher Ludeman
-
Patent number: 7477176Abstract: A method and apparatus are disclosed for generating multiple separate analog signals using a single microcontroller output pin. The microcontroller generates a waveform that is used to concurrently generate multiple separate analog signals. The microcontroller outputs a waveform that includes a first signal from one of the microcontroller's output pins. The first signal is used to produce a first analog signal. The microcontroller then outputs a delineating signal, as part of the waveform, from the microcontroller's output pin. The delineating signal indicates the start of a next signal in the waveform. The microcontroller then outputs a second signal, as part of the waveform, from its output pin. The second signal is used to produce a second analog signal. The waveform includes the first signal that is followed by the delineating signal that is followed by the second signal.Type: GrantFiled: July 28, 2005Date of Patent: January 13, 2009Assignee: International Business Machines CorporationInventors: Robert Allan Faust, John Daniel Upton
-
Patent number: 7474129Abstract: A dual mode comparator circuit is disclosed. The dual mode comparator includes a plurality of differential transistor pairs. Each differential transistor pair includes a plurality of inputs and outputs. The outputs of the differential transistor pairs are coupled to inputs of a multiplexor. The multiplexor includes at least one control input for selecting between the multiplexor inputs and provides the selected input to the multiplexor output. The dual mode comparator further includes a comparator back end that is coupled to the output of the multiplexor. The comparator back end may include a folded cascode and additional gain stages. The comparator back end provides the comparator output to the next stage. The dual mode comparator may be used in automatic testing equipment embodiments.Type: GrantFiled: April 24, 2006Date of Patent: January 6, 2009Assignee: Analog Devices, Inc.Inventor: Brian Carey
-
Patent number: 7471120Abstract: An improved clock switch in an integrated circuit chip that multiplexes two asynchronous clock signals to generate a multi-frequency clock signal in a manner that avoids glitches on the clock output line and meta-stable states within the switch. The clock switch does not include a cross-coupled feedback loop, thus rendering the clock switch test-friendly and avoiding potential race conditions in the switch. The clock switch is useable with asynchronous clock sources having a variety of different clock frequencies and phases.Type: GrantFiled: May 15, 2007Date of Patent: December 30, 2008Assignee: Broadcom CorporationInventor: Wenkwei Lou
-
Publication number: 20080301412Abstract: According to one embodiment, a high speed multiplexer includes a number of data inputs, a number of hot code select inputs, and a final data output. In one embodiment, the high speed multiplexer utilizes a number of intermediate multiplexers, each receiving respective hot code select inputs and providing an intermediate data output. In one embodiment, each intermediate multiplexer has a critical delay path comprising a first NAND gate and a second NAND gate. In one implementation a four-to-one intermediate multiplexer comprises a first two-input NAND gate and a second four-input NAND gate. In one embodiment, a 32-to-1 high speed multiplexer comprises four four-to-one intermediate multiplexers. According to one implementation of this embodiment, the 32-to-1 multiplexer has a critical delay path from any of the data inputs to the final data output comprising a first NAND gate, a second NAND gate, a NOR gate, and a third NAND gate.Type: ApplicationFiled: May 30, 2007Publication date: December 4, 2008Inventor: Paul Penzes
-
Publication number: 20080272825Abstract: A selection circuit includes a first switching unit that selects and outputs a first signal from among a plurality of analog signals input thereto; a second switching unit that outputs a second signal from a reference voltage supplied therein; and an amplifier that adds the first signal and the second signal.Type: ApplicationFiled: April 30, 2008Publication date: November 6, 2008Applicant: FUJITSU LIMITEDInventor: Yoshinori MIYADA
-
Patent number: 7436238Abstract: An integrated circuit can be switched between operating modes without the need for a dedicated mode selection pin. A circuit for operation at a specified maximum supply voltage comprises first and second supply terminals, a first signal input for application of a regular input signal, a second signal input, and an output. The circuit further comprises a multiplexer with first and second inputs connected to the first and second signal inputs, respectively, for selectively switching either of the first and second signal inputs to the output under control of a selection signal. A gate circuit provides the selection signal to the multiplexer. The input of the gate circuit is driven by control circuitry. Clamping circuitry is provided that limits the voltage at the first input of the multiplexer. With such a circuit design, a relatively high voltage applied to the first signal input will switch the circuit to another operating mode, such as a test mode.Type: GrantFiled: February 12, 2007Date of Patent: October 14, 2008Assignee: Texas Instruments Deutschland GmbHInventors: Horst Jungert, Werner Elmer
-
Patent number: 7432754Abstract: A voltage control circuit includes a first transistor coupled to a first voltage supply terminal having a first voltage, a second transistor coupled to the first transistor and a node, a third transistor coupled to a second voltage supply terminal and the node, wherein the second voltage supply terminal has a second voltage and the node is at a voltage selected from the group consisting of the first voltage and the second voltage, and a fourth transistor coupled to the node.Type: GrantFiled: July 27, 2006Date of Patent: October 7, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Kiyoshi Kase, Dzung T. Tran
-
Patent number: 7423472Abstract: There is provided a power switching circuit capable of completely breaking a current in an OFF state of a switch connecting power sources even when a voltage difference is generated between the power sources of a plurality of functional blocks separated from each other on an LSI chip. A gate control circuit 1a has a control signal terminal INCNT, a first power imputer terminal IG11, and a second power supply terminal IG12 as input terminals and has a first output terminal OG11 and a second output terminal OG12 as output terminals. The gate of a second P-type transistor P2 is connected to the first output terminal OG11 of the gate control circuit 1a and the gate of a second P-type transistor P2 is connected to the second output terminal OG12 of the gate control circuit 1a, wherein the first P-type transistor P1 and the second P-type transistor P2 are connected in series between a first power source VDD1 and a second power source VDD2 to form a switch section.Type: GrantFiled: March 28, 2006Date of Patent: September 9, 2008Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Masaya Hirose, Kinya Daio, Masahiro Gion, Masato Maede, Hisaki Watanabe
-
Patent number: 7423455Abstract: The present invention provides methods and systems for multiplexing five channels, such as 10 Gb/s to 50 Gb/s, into a single data sequence using a 5:1 multiplexer using a ?th ratio duty cycle clock. The ?th ratio duty cycle clock is a clock with a period equal to the channel data rate, and a pulse width equal to the period of data rate five times higher. The ?th ratio duty clock is combined with a proper combination of delays and phase shifters to allow the use of AND gates and OR gates to combine the five channels in a proper sequence to create a serial five-times higher data sequence.Type: GrantFiled: January 11, 2007Date of Patent: September 9, 2008Assignee: Ciena CorporationInventor: Boris Kershteyn
-
Publication number: 20080204112Abstract: A multiplexing device complies with Multimedia over Coax Alliance (MoCA) specifications, and includes a circuit board disposed in a casing, first and second adapters disposed on the circuit board and adapted to be connected between an input end and an output end, and a shielding component. The first adapter includes a first low pass filter connected in series to a first high pass filter. The second adapter includes a second low pass filter connected in series to a second high pass filter. The shielding component is disposed on the circuit board between the first and second low pass filters, and has a height greater than that of the first and second adapters such that electromagnetic energy emitted by the first and second adapters is blocked to reduce undesired coupling between signals in the first and second adapters.Type: ApplicationFiled: February 26, 2007Publication date: August 28, 2008Inventors: Nan-Hsiang CHUNG, Shuo-Chao HUANG
-
Patent number: 7417482Abstract: Techniques for adaptively scaling voltage for a processing core are described. In one scheme, the logic speed and the wire speed for the processing core are characterized, e.g., using a ring oscillator having multiple signal paths composed of different circuit components. A target clock frequency for the processing core is determined, e.g., based on computational requirements for the core. A replicated critical path is formed based on the characterized logic speed and wire speed and the target clock frequency. This replicated critical path emulates the actual critical path in the processing core and may include different types of circuit components such as logic cells with different threshold voltages, dynamic cells, bit line cells, wires, drivers with different threshold voltages and/or fan-outs, and so on. The supply voltage for the processing core and the replicated critical path is adjusted such that both achieve the desired performance.Type: GrantFiled: November 22, 2005Date of Patent: August 26, 2008Assignee: QUALCOMM IncorporatedInventors: Mohamed Elgebaly, Khurram Zaka Malik, Lew G. Chua-Eoan, Seong-Ook Jung
-
Patent number: 7411440Abstract: An embodiment of this invention provides a circuit and method for reducing the number of electronic components needed to calibrate circuits on an IC. A multiplexer is located on the IC where the outputs of a plurality of circuits located on the IC are each connected to a separate data input of the multiplexer. The control input of the multiplexer selects which data input of the multiplexer is connected to an external component. Each data input is individually connected to the component periodically.Type: GrantFiled: July 12, 2005Date of Patent: August 12, 2008Assignee: Hewlett-Packard Development Company, L.P.Inventors: Shad R. Shepston, Yong Wang, Jason Harold Culler
-
Patent number: 7411429Abstract: A system for clock-switching applied in the field of integrated circuits is described. A phase interpolator converts an input clock signal into a clock_A and a clock_B having a phase difference therebetween and transmitting the clock_A and the clock_B. A switch command unit connected to the phase interpolator receives either the clock_A or the clock_B serving as a triggering signal for triggering the switch command unit to transform an input switching signal into an output switching signal when the output switching signal is located in either a rising or a falling edge. A selecting device connected to the phase interpolator and the switch command unit, selects either clock_A or clock_B according to the output switching signal from the switch command unit to output a clock-switching signal composed of clock_A and clock_B.Type: GrantFiled: October 28, 2005Date of Patent: August 12, 2008Assignee: Silicon Integrated Systems Corp.Inventors: Chia-hao Yang, Tze-hsiang Chao
-
Patent number: 7403058Abstract: A test clock generating apparatus is provided in the invention. The test clock generating apparatus includes an at-speed clock generator and a multiplexer. The at-speed clock generator is for receiving a reference clock signal and a scan chain enable signal and outputting an at-speed clock signal. The frequency of the at-speed clock signal is substantially the same with that of the reference clock signal. The multiplexer is for receiving the at-speed clock signal and a scan chain clock signal and outputting a test clock signal according to the scan chain enable signal. The frequency of the reference clock signal is higher than that of the scan chain clock.Type: GrantFiled: July 29, 2005Date of Patent: July 22, 2008Assignee: Realtek Semiconductor CorporationInventors: Ta-Chia Yeh, Chien-Kuang Lin, Chi-Feng Wu
-
Publication number: 20080164934Abstract: Headset connector systems and headset engaging connector systems are provided. Headset connector systems can include two or more headset connector contact regions. Headset engaging connector systems can include two or more headset engaging contact regions to provide at least one of power and data. The headset connector system or the headset engaging connector system can include switching circuitry electrically coupled to the respective contact regions. The switching circuitry can be operative to determine an interface orientation between the headset connector contact regions and the headset engaging contact regions. The switching circuitry can also be operative to selectively route received signals based on the determined interface orientation. At least a portion of the headset connector system or the headset engaging connector system can be magnetically attractive.Type: ApplicationFiled: June 28, 2007Publication date: July 10, 2008Applicant: Apple Inc.Inventors: M. Evans Hankey, Emery A. Sanford, Christopher D. Prest, Daniele De Iuliis, Peter Russell-Clark
-
Publication number: 20080150872Abstract: According to an aspect of the present invention, there is provided an output circuit including a first output unit supplying a first voltage, a second output unit supplying a second voltage, a switching unit selectively outputting, to an output end, the first voltage from the first output unit and the second voltage from the second output unit, a detection unit detecting a voltage of the output end, and a control unit controlling one of the first voltage and the second voltage on the basis of the voltage detected by the detection unit.Type: ApplicationFiled: December 20, 2007Publication date: June 26, 2008Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tomohiro Ando, Masaji Ueno
-
Patent number: 7385431Abstract: An input circuit commonly uses input ports of a microcomputer for a plurality of contact input terminals such as switches provided on the way to the ground. Transistors (Q1) to (Q8) whose bases are connected with contact input terminals (IN1) to (IN8) are provided. Groups of transistors, such as odd-numbered transistors and even-numbered transistors, are made selectable or non-selectable together by a selection output from an I/O port (P01) or (P02) of a microcomputer (12), and collector currents of a plurality of transistors (Q1, Q2; Q3, Q4; Q5, Q6; Q7, Q8) which are not simultaneously selected are converted into voltages using common resistors (R1) to (R4). These voltages then are fed to I/O ports (P1) to (P4). Accordingly, even upon a rise of a contact input from a ground potential due to the ON resistance of switches (SW1) to (SW8), the states of the contacts can be judged precisely.Type: GrantFiled: September 23, 2005Date of Patent: June 10, 2008Assignee: Sumitomo Wiring Systems, Ltd.Inventor: Tsuyoshi Hosono
-
Publication number: 20080129369Abstract: The invention provides a current multiplexing circuit for time-domain multiplexing a plurality of current signals such as photocurrents that are received in a plurality of input terminals. The current signals are multiplexed using one or more analog low-resistance switches operational to connect each of the input terminals to an output switch terminal at a time in a selected sequence, while coupling the other input terminals and the output switch terminal to a reference potential such as ground. The current multiplexing circuit can be used in an optical power monitor with auto-calibration functionality for monitoring a plurality of optical signals.Type: ApplicationFiled: October 24, 2007Publication date: June 5, 2008Inventors: Dusan Ivancevic, Srikanth Ramakrishnan
-
Patent number: 7378897Abstract: Input stages for use in multiplexing, and methods for using the same, are provided herein. An input stage includes an input terminal and an output terminal. A voltage input signal is accepted at the input terminal of the input stage. When the input stage is selected, a substantially unmodified version of the voltage input signal is presented at the output terminal of the input stage, when the input stage is selected. When the input stage is deselected, a rejection voltage signal is produced, where the rejection voltage signal is of substantially equal magnitude and opposite polarity to the corresponding voltage input signal in order to reject the voltage input signal and thereby present a substantially constant voltage at the output terminal of the input stage regardless of variations in the voltage input signal.Type: GrantFiled: June 20, 2007Date of Patent: May 27, 2008Assignee: Elantec Semiconductor, Inc.Inventor: Michael Hopkins
-
Publication number: 20080111840Abstract: Disclosed is a data receiver circuit including a differential pair having first and second transistors of a first conductivity type, which receives at first and second inputs thereof a binary signal by which data transfer is performed in a differential form, a load circuit composed of first and second diode-connected transistors of a second conductivity type, connected to the first and second inputs of the differential pair, respectively, an output circuit that charges and discharges an output terminal using currents corresponding to currents that flow through the first and second diode-connected transistors of the second conductivity type, respectively, and a current supply circuit with an output current thereof input to at least one of the first and second diode-connected transistors of the second conductivity type.Type: ApplicationFiled: November 7, 2007Publication date: May 15, 2008Applicant: NEC ELECTRONICS CORPORATIONInventor: Hiroshi Tsuchi
-
Patent number: 7365589Abstract: A bandgap reference circuit, taking two or more power supplies as the input power supply for outputting a reference voltage, includes a first reference circuit, a second reference circuit, a power selection circuit and a switch circuit. The first and second reference circuits receive two respective power supplies for producing first and second voltages, respectively. As the power selection circuit takes the first power voltage level as the input voltage, the power selection circuit outputs a first control signal; while the power selection circuit takes the second power voltage level as the input voltage, the power selection circuit outputs a second control signal. The switch circuit is coupled to the power selection circuit, the first reference circuit and the second reference circuit. As the switch circuit receives the first control signal, it outputs the first voltage; while the switch circuit receives the second control signal, it outputs the second voltage.Type: GrantFiled: August 17, 2005Date of Patent: April 29, 2008Assignee: ITE Tech. Inc.Inventor: Yi-Chung Chou
-
Patent number: 7362161Abstract: A power supply switching circuit includes a detection circuit which detects a reduction in a voltage level of the main power supply and outputs a detection signal; a first switch circuit which connects a main power supply to an internal power supply node before a reduction in voltage level is detected and disconnects the main power supply from the internal power supply node when the reduction in voltage level to the predetermined detection level is detected; and a second switch circuit which disconnects the subordinate power supply from the internal power supply node before a reduction in voltage level is detected, connects the subordinate power supply to the internal power supply node from when the reduction in voltage level is detected to when the data backup is completed and subsequently disconnects the subordinate power supply from the internal power supply node when the data backup is completed.Type: GrantFiled: January 30, 2006Date of Patent: April 22, 2008Assignee: Oki Electric Industry Co., Ltd.Inventor: Toshihisa Sone
-
Patent number: 7362134Abstract: A device includes a first combinatorial logic stage having a first input to receive a first data value, a second input to receive a bypass value and an output to provide one of a representation of the first data value or a first predetermined value based on the bypass value. The device further includes a latch stage having a first input to receive a second data value, a second input to receive the bypass value and an output to provide one of a latched representation of the second data value or a second predetermined value based on the bypass value. The device additionally includes a second combinatorial logic stage having a first input coupled to the output of the first combinatorial logic stage, a second input coupled to the output of the latch stage, and an output.Type: GrantFiled: March 24, 2006Date of Patent: April 22, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Maciej Bajkowski, George P. Hoekstra, Prashant U. Kenkare, Ravindraraj Ramaraju
-
Patent number: 7358767Abstract: Methods and apparatus are provided for implementing efficient multiplexers on a programmable chip using a lookup table. A load logic input line associated with a lookup table having limited input lines is used to augment the number of input lines that can be handled by a particular lookup table. Load logic and a lookup table having four input lines can be used to implement a 3:1 multiplexer having five input lines.Type: GrantFiled: June 16, 2004Date of Patent: April 15, 2008Assignee: Altera CorporationInventors: Paul Metzgen, Dominic Nancekievill
-
Patent number: 7358760Abstract: Methods and apparatus are provided for implementing efficient multiplexers on a programmable chip using a lookup table (LUT). A load logic input line associated with a LUT having limited input lines is used to augment the number of input lines that can be handled by a particular LUT. A reset logic input line associated with a LUT is further used to augment the number of input lines. Load logic, reset logic, and a LUT having four input lines can be used to implement a 4:1 multiplexer having seven input lines including four data and three control lines.Type: GrantFiled: November 24, 2004Date of Patent: April 15, 2008Assignee: Altera CorporationInventors: Dominic Nancekievill, Paul Metzgen
-
Patent number: 7358872Abstract: A method and apparatus to convert parallel data to serial data. More specifically, there is provided a parallel-to-serial converter comprising a data pipeline configured to receive parallel data, and binary sort logic comprising a plurality of switches arranged to receive the parallel data from the data pipeline, and configured to output the parallel data serially.Type: GrantFiled: September 1, 2005Date of Patent: April 15, 2008Assignee: Micron Technology, Inc.Inventors: Christopher K. Morzano, Wen Li
-
Publication number: 20080074167Abstract: A selecting circuit having minimal signal distortion caused by non-linearity of semiconductor switching elements includes a plurality of circuit groups each comprising an input terminal (INa); serially connected resistors (R1a, R2a) having a first end connected to the input terminal; a semiconductor switching element (SW1a) having a first end connected to a node between the resistors; and semiconductor switching elements (SW2a, SW3a) having first ends connected to a second end of the resistors (R1a, R2a). The circuit further includes an operational amplifier (OP) having an inverting input terminal to which second ends of semiconductor switching elements (SW1a, SW1b, . . . , SW1n) in respective ones of the circuit groups are connected in common, and an output terminal to which second ends of semiconductor switching elements (SW2a, Sb 2b, . . .Type: ApplicationFiled: September 21, 2007Publication date: March 27, 2008Applicant: NEC ELECTRONICS CORPORATIONInventor: Masao Iriguchi
-
Publication number: 20080074166Abstract: A multi-voltage multiplexer system includes multiple voltage inputs, each voltage input providing a different input voltage, and multiple control inputs operative to select one of the input voltages for output. Each of multiple transistors is connected to a different one of the voltage inputs and to a different one of the control inputs, and the transistors are connected to an output such that the selected input voltage is provided at the output. A bulk of each of the transistors is connected together to form a bulk network, and the bulk network is connected to the gate of each transistor such that the transistors connected to non-selected voltage inputs have gates set at approximately the maximum of the input voltages.Type: ApplicationFiled: September 27, 2006Publication date: March 27, 2008Inventors: Marc Merandat, Jean-Blaise Pierres, Jerome Pratlong, Stephane Ricard
-
Patent number: 7348834Abstract: An integrated circuit capable of detecting or generating a reference voltage suitable to a functionality of an electronic device is disclosed. The integrated circuit includes a plurality of reference voltage generating circuits, having characteristics different from one another, and a controller, which selects one of the plurality of reference voltage generating circuits according to the functionality of the electronic device.Type: GrantFiled: November 12, 2004Date of Patent: March 25, 2008Assignee: Ricoh Company, Ltd.Inventor: Kohzoh Itoh
-
Publication number: 20080048757Abstract: A selection circuit and method. The selection circuit comprises a logic circuit, an array of sub-circuits and a switching circuit electrically coupled to each other. The selection circuit is subjected to a first operating condition. The switching circuit selects a group of sub-circuits from the array. The selection circuit generates a first frequency. The selection circuit is subjected to a second operating condition that is different from the first operating condition and generates a second frequency. A first frequency differential between the first frequency and the second frequency is compared to a predetermined frequency differential to determine if the first frequency differential is about equal to the predetermined frequency differential.Type: ApplicationFiled: August 23, 2006Publication date: February 28, 2008Inventors: Christopher Gonzalez, Vinod Ramadurai, Norman Jay Rohrer
-
Publication number: 20080030255Abstract: A switch circuit comprising a plural of switch elements and a control circuit operative to simultaneously shut off all of the switch elements. When forming a switch device by the combination of plural switch circuits, no other additional switches connected in series in the subsequent stage is required for shutting off unintentional signals from other input terminals.Type: ApplicationFiled: July 31, 2007Publication date: February 7, 2008Applicant: NEC ELECTRONICS CORPORATIONInventor: Tomonori Okashita
-
Publication number: 20080024192Abstract: A voltage control circuit includes a first transistor coupled to a first voltage supply terminal having a first voltage, a second transistor coupled to the first transistor and a node, a third transistor coupled to a second voltage supply terminal and the node, wherein the second voltage supply terminal has a second voltage and the node is at a voltage selected from the group consisting of the first voltage and the second voltage, and a fourth transistor coupled to the node.Type: ApplicationFiled: July 27, 2006Publication date: January 31, 2008Inventors: Kiyoshi Kase, Dzung T. Tran
-
Patent number: 7321244Abstract: A clock switching device capable of automatic switching to a clock distribution system for back-up without interrupting processing of the device, which includes an abnormality detection unit which detects lack of coincidence in a logical level between a current clock pulse and a one-cycle preceding clock pulse as abnormality in a waveform on the basis of a plurality of cock pulses, a phase adjustment unit for switching which adjusts a phase of other clock pulse to a phase of a clock pulse being output, and a switching unit which switches to and outputs other clock pulse whose phase is adjusted by the phase adjustment unit for switching based on detection of lack of coincidence in a logical level by said abnormality detection unit.Type: GrantFiled: March 29, 2006Date of Patent: January 22, 2008Assignee: NEC CorporationInventor: Naoki Kobayashi
-
Patent number: 7319356Abstract: A digitally controlled circuit is arranged to provide the combined functions of level shifting, multiplexing, and delay control functions. The circuit is compact, and uses lower power and lower overall noise susceptibility over other solutions. A programmable bias current is arranged to adjust the delay through the circuit. The bias current can be provided by a digitally controlled current source, a binary weighted current DAC, or other digitally controlled means. The multiplexing functions are provided by an input stage circuit that is current limited by the programmable bias current. An output stage is arranged to convert signals from the input stage to a desired voltage level.Type: GrantFiled: December 16, 2005Date of Patent: January 15, 2008Assignee: Marvell International Ltd.Inventor: Mohammad Mahbubul Karim
-
Patent number: 7298181Abstract: A power supply monitoring circuit that monitors and delivers the highest voltage power supply to an IC system includes a voltage comparator that receives two different power supply voltages, and outputs a first signal to the gate of a first switching transistor connected between a first power supply and an system power supply output node. The comparator output is also input to an inverter, the output of which comprises a second signal connected to the gate of a second switching transistor connected between a second power supply and the system power supply output node. When the first supply voltage exceeds the second supply voltage, the first transistor is switched on to connect the first supply to the system output node, and the second transistor is switched off; and vice versa. The comparator includes designed-in hysteresis to prevent simultaneous switching of the two transistors.Type: GrantFiled: December 6, 2005Date of Patent: November 20, 2007Assignee: Pulsecore Semiconductor Corp.Inventors: Athar Ali Khan. P, Rajiv Pandey, Pradip Mandal
-
Publication number: 20070257726Abstract: The invention provides a signal coupling circuit and method for coupling an analog input signal to a processing circuit. The signal coupling circuit includes a number of first coupling units, a second coupling unit and a first multiplexer. The first coupling units are coupled to a first input terminal of the processing circuit, for respectively receiving a plurality of input signals. The first multiplexer is coupled between the first coupling units and the processing circuit for selecting one of the input signals and transmitting the selected input signal to the processing circuit. The second coupling unit is coupled to a second input terminal of the processing circuit, for receiving a common reference signal, wherein the processing circuit uses the common reference signal as reference for processing some or all of the input signals.Type: ApplicationFiled: July 27, 2006Publication date: November 8, 2007Applicant: Mstar Semiconductor, IncInventor: Chien-Hung Chen