Transition Detection Patents (Class 365/233.5)
-
Patent number: 7952957Abstract: A circuit for generating a read end signal includes a clock transferring unit which receives a clock signal, a write/read status signal and an all bank precharge signal and outputs a delayed clock signal, a read signal detecting unit which receives a read pulse signal and the delayed clock signal and generates a read detection signal having a pulse width corresponding to a certain clock, and a read end signal generating unit which receives a first signal, the delayed clock signal and the read detection signal and generates a read end signal.Type: GrantFiled: June 4, 2009Date of Patent: May 31, 2011Assignee: Hynix Semiconductor Inc.Inventor: Tae Jin Kang
-
Patent number: 7948812Abstract: A memory system includes a memory controller that writes data to and reads data from a memory device. A write data strobe accompanying the write data indicates to the memory device when the write data is valid, whereas a read strobe accompanying data from the memory device indicates to the memory controller when the read data is valid. The memory controller adaptively controls the phase of the write strobe to compensate for timing drift at the memory device. The memory controller uses the read strobe as a measure of the drift.Type: GrantFiled: January 9, 2007Date of Patent: May 24, 2011Assignee: Rambus Inc.Inventor: Frederick A. Ware
-
Patent number: 7940597Abstract: Semiconductor memory device and parallel test method of the same. The test includes writing data into multiple memory banks simultaneously, reading the data from a portion of the memory banks, compressing the read data and outputting the compressed data to the outside of a chip.Type: GrantFiled: June 6, 2008Date of Patent: May 10, 2011Assignee: Hynix Semiconductor Inc.Inventor: Bo-Yeun Kim
-
Publication number: 20110085392Abstract: A method is provided for writing data to a memory array operating in synchronization with a clock signal having a transition edge. A data strobe signal having a transition edge corresponding to the transition edge of the clock signal is provided. The transition edge of the clock signal is used to relay the data corresponding to the transition edge of the data strobe signal if the transition edge of the data strobe signal is coming in earlier than the transition edge of the clock signal, wherein the clock signal has a rising edge and a falling edge, the data strobe signal has a rising edge and a falling edge respectively corresponding to the rising and the falling edges of the clock signal, and the transition edge of the clock signal is one of the rising and the falling edges of the clock signal.Type: ApplicationFiled: October 14, 2009Publication date: April 14, 2011Applicant: NANYA TECHNOLOGY CORP.Inventors: Phat TRUONG, Tien Dinh LE
-
Patent number: 7911872Abstract: A scheme for defective memory column or row substitution is disclosed which uses a programmable look-up table to store new addresses for column selection when certain column or row addresses are received. The new addresses are loaded into a programmable fuse latch each time an address transition is detected in the input address.Type: GrantFiled: February 13, 2009Date of Patent: March 22, 2011Assignee: Micron Technology, Inc.Inventors: Vinod Lakhani, Benjamin Louie
-
Patent number: 7911874Abstract: An interface conversion macro converts a signal compliant with a system interface specification output from a controller to a signal compliant with a memory interface specification, and outputs the same to a memory interface part, and it also converts a signal output from the memory macro to a signal compliant with the system interface specification and outputs the same to the controller. By converting the system interface specification and the memory interface specification to each other by an interface conversion macro, a common memory macro can be mounted on a semiconductor integrated circuit even when the system interface specification differs. Accordingly, when designing a system, the design verification time, evaluation time, and test time of the semiconductor integrated circuit can be reduced. As a result, the design time and design cost of the semiconductor integrated circuit can be reduced.Type: GrantFiled: May 29, 2008Date of Patent: March 22, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Kuninori Kawabata, Yoshiyuki Ishida, Satoshi Eto
-
Patent number: 7894278Abstract: A semiconductor device includes a plurality of input units configured to receive a plurality of data, a plurality of latching units configured to latch output signals of the plurality of input units in response to a plurality of synchronization clock signals, and a synchronization clock generating unit configured to delay a source clock signal by a time corresponding to each of signal transmission times taken between the plurality of input units and the plurality of latching units, thereby generating the plurality of synchronization clock signals.Type: GrantFiled: December 3, 2008Date of Patent: February 22, 2011Assignee: Hynix Semiconductor Inc.Inventor: Sang-Hee Lee
-
Patent number: 7889570Abstract: Provided are an input buffer of a memory device, a memory controller, and a memory system making use thereof. The input buffer of a memory device is enabled or disabled in response to a first signal showing chip selection information and a second signal showing power down information, and the input buffer is enabled only when the second signal shows a non-power down mode and the first signal shows a chip selection state. The input buffer is at least one selected from the group consisting of a row address strobe input buffer, a column address strobe input buffer, and an address input buffer.Type: GrantFiled: September 6, 2006Date of Patent: February 15, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-woo Lee, Jung-yong Choi, Jong-hyun Choi
-
Patent number: 7889581Abstract: A digital delay locked loop circuit generates a delay value to delay the timing of taking in read-data by a memory interface when data is read from a memory. The digital delay locked loop circuit includes a selector that selects either one of a clock signal and a data strobe signal as a signal to output; a delay line that induces delay on the signal output from the selector when the signal passes through the delay line; and a phase-comparing/delay-value determining unit that compares a phase of the clock signal and a phase of the signal output from the delay line, and that determines a delay value that defines an amount of delay to be induced on the data strobe signal when passing through the delay line.Type: GrantFiled: June 3, 2009Date of Patent: February 15, 2011Assignee: Fujitsu Semiconductor LimitedInventor: Shinji Wakasa
-
Patent number: 7889580Abstract: A memory system circuit and method therefor are disclosed. The circuit is adapted to detect a transition in a data timing signal from an indeterminate logic level to a selected one of a high logic level and a low logic level. The circuit includes a comparator having a first input, a second input and an output. The first and second inputs receive the data timing signal and a reference voltage respectively. The output changes logic levels in response to a change in polarity of a voltage difference between the voltage of the timing signal and the reference voltage. The reference voltage is sufficiently closer to the selected one of the logic levels as compared to the other of the logic levels so as to at least substantially prevent potential false positive detections.Type: GrantFiled: January 4, 2010Date of Patent: February 15, 2011Assignee: MOSAID Technologies IncorporatedInventors: Bruce Millar, Robert McKenzie
-
Patent number: 7868650Abstract: A termination control circuit for a global input/output line includes a speed determination unit configured to output a termination enable signal which is activated in response to a frequency of an external clock signal and CAS latency information; and a pulse generation unit configured to output a driving signal for driving a termination circuit for the global input/output line in response to a termination control signal and the termination enable signal.Type: GrantFiled: June 29, 2009Date of Patent: January 11, 2011Assignee: Hynix Semiconductor Inc.Inventor: Ki Up Kim
-
Patent number: 7830740Abstract: A semiconductor memory device includes a control circuit to control an access to a memory cell according to an input command, a transfer mode setting circuit to hold a transfer mode, an address pin input/output with an address in a first transfer mode and input/output with data in a second transfer mode and a switching circuit to switch a connection destination of the address.Type: GrantFiled: January 16, 2008Date of Patent: November 9, 2010Assignee: NEC Electronics CorporationInventor: Susumu Takano
-
Patent number: 7830737Abstract: The present invention is directed to margin characterization of memory devices, such as interface ASICs connected to SDRAM. The circuits and method perform margin characterization on a chip during wafer test; however the characterization could also be performed at module test or in a system.Type: GrantFiled: June 27, 2008Date of Patent: November 9, 2010Assignee: International Business Machines CorporationInventor: Kirk David Lamb
-
Patent number: 7821848Abstract: A flash memory including a first latch having at least one external input to receive at least one command, at least one memory address, and a plurality of data bits, a command decoder coupled to the first latch output; a command latch including a first command latch input, a second command latch input, and a command latch output, the first command latch input to couple to the command decoder output, and the second command latch input to couple to a write command output of an internal clock control generator; and a command register including a first command register input and a second command register input, the first command register input to couple to the command latch output, and the second command register input to couple to an internal latch command output of the internal clock control generator. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: October 27, 2009Date of Patent: October 26, 2010Assignee: Micron Technology, Inc.Inventor: June Lee
-
Patent number: 7813215Abstract: The data output control signal generating circuit includes a delay correction signal generating unit that delays an input signal by a phase difference between a clock and a delay locked loop clock, and latches the delayed signal to generate a plurality of output enable signals. A column address strobe latency control multiplexer selects the output enable signal corresponding to column address strobe latency among the plurality of output enable signals, on the basis of the signal obtained by delaying the input signal by the phase difference between the clock and the delay locked loop clock, and outputs the selected signal as the data output control signal.Type: GrantFiled: July 14, 2009Date of Patent: October 12, 2010Assignee: Hynix Semiconductor Inc.Inventor: Dong-Uk Lee
-
Patent number: 7813192Abstract: A signal capture system and method is used to capture a data signal using a data strobe signal having a preamble of strobe signal transitions. The system includes a data latch circuit receiving the data signal. The data latch circuit is clocked by transitions of the data strobe signal to capture respective bits of data corresponding to the data signal. A decoder receives a memory command signal and generates a data start signal after a delay period from receiving the memory command signal if the command signal corresponds to a read or a write command. The receipt of read or write command signals is used by a control circuit to identify the start of valid read or write data signals. The control circuit then outputs the captured data signals responsive to the data start signal, thereby ignoring the transitions in the preamble of the data strobe signal.Type: GrantFiled: June 22, 2009Date of Patent: October 12, 2010Assignee: Micron Technology, Inc.Inventors: Joo S. Choi, James B. Johnson
-
Patent number: 7800963Abstract: A semiconductor memory device adjusts an activation timing and pulse width of a pin strobe signal according to a power supply voltage variation, and thereby loads data on a pipelatch properly and prevents an activation period of a pin strobe signal from falling out of a period for valid data. The semiconductor memory device includes a voltage detector configured to detect a level of a power supply voltage to output a detection signal, a pin strobe signal transfer path configured to transfer a pin strobe signal determining an input timing of data to a pipelatch, a delay controller configured to control a delay value of the pin strobe signal transfer path in response to the detection signal, and a pulse width modulator configured to modulate a pulse width of the pin strobe signal in response to the detection signal.Type: GrantFiled: June 30, 2008Date of Patent: September 21, 2010Assignee: Hynix Semiconductor Inc.Inventors: Jin-Il Chung, Kyung-Whan Kim
-
Patent number: 7782093Abstract: The invention relates to an edge transition detector, and a method of operating an edge transition detector. An integrated circuit includes an edge transition detector for producing an output signal at an output node in response to an input signal. The edge transition detector includes a switch coupled to the output node. The edge transition detector includes a logic device with a first input coupled to the input node and an output coupled to a control terminal of the switch to enable the switch to conduct, thereby effecting a transition of the output signal from a first logic level to a second logic level in response to the input signal. A feedback path is provided from the output node to a second input of the logic device to disable switch conductivity when the output signal completes the logic transition from the first logic level to the second logic level.Type: GrantFiled: May 23, 2007Date of Patent: August 24, 2010Assignee: Infineon Technologies AGInventor: Cyrille Dray
-
Patent number: 7778107Abstract: Circuits and methods are provided for controlling multi-page erase operations in flash memory. The page address of each address of a multi-page erase operation is latched in wordline decoders. A page select reset generator circuit processes the block addresses of each address of the multi-page erase operation. In the event the addresses relate to pages in different blocks, then previously latched page addresses are reset. This avoids the incorrect circuit operation that will result should a multi-page erase operation include multiple pages in different blocks.Type: GrantFiled: April 1, 2009Date of Patent: August 17, 2010Assignee: Mosaid Technologies IncorporatedInventor: Hong Beom Pyeon
-
Patent number: 7778105Abstract: A memory with a write port configured for double-pump writes. The memory includes a first and second memory locations each having one or more bit cells, and one or more bit lines each coupled to corresponding ones of the bit cells. A write port is coupled to each of the bit lines. Selection circuitry, responsive to a first clock edge, latches first data from a first data path through the write port, and responsive to a second clock edge, latches second data from a second data path through the write port. A first pulse is generated during a first phase of the clock signal to cause writing of the first data into the first memory location. A second pulse is generated during a second phase of the clock signal to cause writing of the second data into the second memory location.Type: GrantFiled: March 17, 2008Date of Patent: August 17, 2010Assignee: Oracle America, Inc.Inventors: Robert T. Golla, Xiang Shan Li
-
Patent number: 7768854Abstract: A controlling apparatus and a controlling method for controlling a pre-charge activity on a SRAM array are provided. The controlling apparatus comprises: a detecting module, a controlling module and a pre-charge module. The detecting module is to detect whether the row address of the SRAM array in operation is changed and generate a row-changing signal according to the detection result; the controlling module is to detect an operation mode of the SRAM array and generate a disable signal according to the row-changing signal and the operation mode; and the pre-charge module is to generate a pre-charge signal according to a pseudo-pre-charge signal and the disable signal, wherein the pre-charge signal substantially controls the pre-charge activity on the SRAM cell in operation.Type: GrantFiled: April 30, 2008Date of Patent: August 3, 2010Assignee: Himax Technologies LimitedInventors: Ming-Cheng Chiu, Meng-Wei Shen
-
Patent number: 7760580Abstract: A flash memory device includes a plurality of block selection circuits and a plurality of memory blocks. The plurality of block selection circuits generate a block select signal in response to a plurality of decoded block address signals and a block control signal. The plurality of memory blocks are connected to global lines in response to the block select signal, and include a plurality of memory cell arrays performing an erase operation in response to a well bias. Each of the block selection circuits generates the block select signal in response to the block control signal regardless of the plurality of decoded block address signals, or selects the block select signal to select a corresponding memory block in response to the plurality of decoded block address signals.Type: GrantFiled: December 28, 2006Date of Patent: July 20, 2010Assignee: Hynix Semiconductor Inc.Inventor: Jong Hyun Wang
-
Patent number: 7751276Abstract: A semiconductor memory device adapted to perform a page mode operation comprises a first address transition detector adapted generate a first clock signal upon detecting a transition of a start address, a second address transition detector adapted to generate a second clock signal upon detecting transition of a lower bit of the start address and after the first clock signal is generated, and an address controller adapted to sequentially increment the start address in response to a transition of the second clock signal. The address controller sequentially accesses memory cells selected by the start address and the incremented start address in response to a transition of the second clock signal.Type: GrantFiled: December 4, 2008Date of Patent: July 6, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Eun-Suk Kang, So-Hoe Kim
-
Patent number: 7746722Abstract: A self-timed memory array is disclosed, in which segmentability and metal-programmability are supported while minimizing layout space. Self-timing row decoder circuits are placed at the top and bottom of the array adjacent to respective I/O blocks. A self-timing signal is routed from the top (resp. bottom) of the array to a point halfway down (resp. up) the memory array and then back to a self-timing row decoder at the top (resp. bottom) of the array. The same approach may also be used to account for the bitline wire delay from the bottom (resp. top) of the array to the sense amplifiers in the I/O block. Further flexibility in wire routing is provided by eliminating metal routing layers from unneeded memory cells, and a programmable gate array may be used to allow an arbitrary word size to be chosen for the memory.Type: GrantFiled: June 17, 2008Date of Patent: June 29, 2010Assignee: LSI CorporationInventors: Jeffrey Scott Brown, Chang Jung
-
Patent number: 7746708Abstract: A nonvolatile latch circuit and a system on a chip are provided with the same feature detection of change of latch data in an active period to store new data in a latch without an additional data storage time. The nonvolatile latch circuit does not require an additional data storage period but detects change of latch data in the active period to store new data in a nonvolatile latch unit. When power is accidentally off, new data are constantly stored in the nonvolatile latch unit, thereby preventing data loss and improving an operating speed without a booting time for restoring data.Type: GrantFiled: March 11, 2008Date of Patent: June 29, 2010Assignee: Hynix Semiconductor Inc.Inventors: Hee Bok Kang, Jin Hong Ahn
-
Patent number: 7741892Abstract: Disclosed is a data output controller that includes an enable signal controller, which generates a control signal having a predetermined pulse width in response to a DQ off signal and a write signal and generates a clock enable signal in response to a read signal and the control signal in synchronization with the control signal when the read signal is activated, and a clock generator that receives the enable signal and an internal clock signal and generates a data clock signal in synchronization with the internal clock signal during an activation period of the enable signal.Type: GrantFiled: June 27, 2008Date of Patent: June 22, 2010Assignee: Hynix Semiconductor Inc.Inventor: Tae Jin Kang
-
Patent number: 7733716Abstract: A signal masking circuit includes a detection circuit, a delayed read data strobe signal generation circuit, a gating circuit, a counting circuit, and a masking circuit. The detection circuit detects a period of a logic “L” of a read data strobe signal. The gating circuit gates a delayed read data strobe signal, and generates a first masked read data strobe signal. The counting circuit counts the falls of the first masked read data strobe signal until the count reaches a predetermined number, and generates a masking signal for masking the first masked read data strobe signal. The masking circuit masks the first masked read data strobe signal, and outputs a second masked read data strobe signal.Type: GrantFiled: May 23, 2008Date of Patent: June 8, 2010Assignee: Fujitsu Microelectronics LimitedInventor: Kouji Mizutani
-
Patent number: 7729191Abstract: Systems, devices and methods are disclosed. In an embodiment of one such device, an embodiment of a memory device includes a command decoder that is operable to decode received write enable, row address strobe and column address strobe signals to place the memory device in at least one reduced power state despite the absence of either a clock enable signal or a chip select signal. The command decoder performs this function by decoding the write enable, row address strobe and column address strobe signals in combination with at least one address signal received by the memory device. The command decoder can also decode a no operation command, which differs from the at least one reduced power state by only the state of the write enable signal. As a result, when the at least one reduced power state is terminated by a transition of the write enable signal, the memory device automatically transitions to a no operation mode.Type: GrantFiled: September 6, 2007Date of Patent: June 1, 2010Assignee: Micron Technology, Inc.Inventors: Scott Smith, Duc Ho, J. Thomas Pawlowski
-
Patent number: 7724589Abstract: A system and method are provided for delaying a signal communicated from a system to a plurality of memory circuits. Included is a component in communication with a plurality of memory circuits and a system. Such component is operable to receive a signal from the system and communicate the signal to at least one of the memory circuits after a delay. In other embodiments, the component is operable to receive a signal from at least one of the memory circuits and communicate the signal to the system after a delay.Type: GrantFiled: July 31, 2006Date of Patent: May 25, 2010Assignee: Google Inc.Inventors: Suresh Natarajan Rajan, Keith R. Schakel, Michael John Sebastian Smith, David T. Wang, Frederick Daniel Weber
-
Patent number: 7710816Abstract: A memory access circuit is provided. The memory access circuit includes a latch circuit, a feedback reset circuit, and a gate latch circuit. The latch circuit receives a high level input signal and outputs a first signal. The feedback reset circuit generates a second signal and a reset signal according to the first signal. The gate latch circuit generates a pre-charge signal and an enable signal according to the first signal and the second signal. The memory is accessed according to the pre-charging signal and the enable signal.Type: GrantFiled: March 17, 2008Date of Patent: May 4, 2010Assignee: Via Technologies, Inc.Inventor: Yi-Cheng Hsieh
-
Patent number: 7711911Abstract: A single information processing device capable of configuring an information system that maintains matching between information retained by a self device and information retained by a partner device in a way that links up a plurality of information processing devices with each other, has a storage unit including a memory cell retaining a predetermined quantity of information and a comparing unit that compares the information retained by the memory cell at the present with information written afresh to the memory cell, an extraction unit extracting the information written afresh to the memory cell about which the comparing unit judges that the information retained at the present is different from the information written afresh, and a transmitting unit transmitting the extracted information to the partner device linking up with the self device.Type: GrantFiled: November 22, 2006Date of Patent: May 4, 2010Assignee: Fujitsu LimitedInventor: Hajime Takahashi
-
Patent number: 7697349Abstract: A word line boost circuit includes a first pump circuit, a first transistor, a voltage detection circuit and a second pump circuit. The first pump circuit provides a gate boosted signal according to an address transfer detection (ATD) signal. The first transistor has a control terminal for receiving the gate boosted signal and a second terminal coupled to a target word line. The voltage detection circuit is for detecting a voltage level of the gate boosted signal and accordingly outputting a detection signal. The second pump circuit is for outputting a boost signal to a first terminal of the first transistor according to a voltage level of the detection signal. The boost signal boosts the target word line via the turned-on first transistor.Type: GrantFiled: August 30, 2007Date of Patent: April 13, 2010Assignee: Macronix International Co., Ltd.Inventor: Yung-Feng Lin
-
Patent number: 7697371Abstract: A circuit for calibrating a data control signal includes a time-delay compensation circuit and a voltage-control delay circuit. The time-delay compensation circuit receives two complementary signals and a direct current voltage which has two voltage cross points with the two complementary signals respectively, and outputs a control voltage according to a time difference between the two voltage cross points. The voltage-control delay circuit delays a data control signal for a predetermined time according to the control voltage, thereby eliminating signal skew between the data control signal and a data signal.Type: GrantFiled: November 30, 2007Date of Patent: April 13, 2010Assignee: Realtek Semiconductor Corp.Inventors: Yi Lin Chen, Cheng Hsin Chang
-
Patent number: 7693002Abstract: In a particular illustrative embodiment, a circuit device that includes first logic and second logic is disclosed. The first logic receives a clock signal and a first portion of a memory address of a memory array, decodes the first portion of the memory address, and selectively applies the clock signal to a selected group of wordline drivers associated with the memory array. The second logic decodes a second portion of the memory address and selectively activates a particular wordline driver of the selected group of wordline drivers according to the second portion of the memory address.Type: GrantFiled: October 10, 2006Date of Patent: April 6, 2010Assignee: QUALCOMM IncorporatedInventor: Jentsung Lin
-
Patent number: 7688646Abstract: A nonvolatile latch circuit that exhibits improved the performance of a system is presented. The nonvolatile latch circuit is capable of storing all kinds of the states generated during the operation of the system as non-volatility information. The nonvolatile latch circuit is capable of restoring the previous state where of power is unexpectedly interrupted when the system is re-booting. The present invention includes an input control unit, a data control unit, a storage control unit, a clock control unit, a data transition detecting unit, and a data output unit.Type: GrantFiled: June 6, 2008Date of Patent: March 30, 2010Assignee: Hynix Semiconductor Inc.Inventors: Hee Bok Kang, Suk Kyoung Hong
-
Patent number: 7688653Abstract: A plurality of improved memory systems employing a phase detection system in conjunction with either a synchronous mirror delay or a delay-locked loop, and related methods of operation, are disclosed. The memory systems determine timing characteristics among multiple signals and, based upon those timing characteristics, vary which clock-related signal is output. The improvement relates in part to the incorporation of a clock divider that reduces the frequency of the clock signals utilized by the system. Due to the incorporation of the clock divider and an edge recovery device, attenuation, power dissipation and duty cycle distortion associated with propagation of the clock signal(s) are reduced. Further, the reduction in frequency of the clock signals allows for numerous differently-phased clock signals to be generated within the system, which allows for finer timing comparisons to be performed, thus allowing for finer selections to be made in relation to which clock-related signal is output.Type: GrantFiled: September 25, 2008Date of Patent: March 30, 2010Assignee: Micron Technology, Inc.Inventor: Feng Lin
-
Patent number: 7675810Abstract: An internal signal generator for use in a semiconductor memory device includes an internal read address generation unit and an internal write address generation unit. The internal read address generation unit generates a plurality of read delay addresses by delaying an external address for a predetermined latency shorter than an additive latency set by the semiconductor memory device and selects one of the read delay addresses to thereby output an internal read address. The internal write address generation unit generates a plurality of write delay addresses by delaying the internal read address for a preset latency shorter than a column address strobe (CAS) latency set by the semiconductor memory device and selects one of the write delay addresses to thereby output an internal write address.Type: GrantFiled: October 21, 2008Date of Patent: March 9, 2010Assignee: Hynix Semiconductor, Inc.Inventors: Jee-Yul Kim, Beom-Ju Shin
-
Patent number: 7668027Abstract: In order to easily perform a timing test on a memory interface included in a semiconductor device so as to satisfy a restriction on latency, the present invention provides a semiconductor device with the memory interface including: a clock output terminal that outputs a clock signal associated with an operation of a memory connected to the memory interface; a command terminal that outputs a command signal associated with control of a state of the memory; a data terminal that exchanges a data signal with the memory; and a data strobe terminal that exchanges a data strobe signal for establishing the data signal. This semiconductor device includes a testing terminal that outputs in advance a signal for starting a test on the memory interface apart from the command signal.Type: GrantFiled: March 2, 2006Date of Patent: February 23, 2010Assignee: Renesas Technology Corp.Inventors: Kengo Imagawa, Masami Makuuchi, Ritsuro Orihashi, Yoshiharu Ikeda, Koichiro Eguchi
-
Publication number: 20100039877Abstract: A flash memory including a first latch having at least one external input to receive at least one command, at least one memory address, and a plurality of data bits, a command decoder coupled to the first latch output; a command latch including a first command latch input, a second command latch input, and a command latch output, the first command latch input to couple to the command decoder output, and the second command latch input to couple to a write command output of an internal clock control generator; and a command register including a first command register input and a second command register input, the first command register input to couple to the command latch output, and the second command register input to couple to an internal latch command output of the internal clock control generator. Additional apparatus, systems, and methods are disclosed.Type: ApplicationFiled: October 27, 2009Publication date: February 18, 2010Inventor: June Lee
-
Patent number: 7656745Abstract: A read latency control circuit is described having a clock synchronization circuit and a read latency control circuit. The clock synchronization circuit includes an adjustable delay line to generate an output clock signal whose phase is synchronized with the phase of the input clock signal. The read latency control circuit captures a read command signal relative to the timing of the input clock signal and outputs the read command signal relative to the timing of the output clock signal such that the read command signal is outputted indicative of a specified read latency.Type: GrantFiled: March 15, 2007Date of Patent: February 2, 2010Assignee: Micron Technology, Inc.Inventor: Jongtae Kwak
-
Patent number: 7652936Abstract: A signal sampling apparatus for a DRAM memory comprises a phase delay circuit adapted for receiving a data signal and delaying the data signal by a predetermined time to generate a delay signal; and a sampling circuit for sampling the data signal according to the delay signal.Type: GrantFiled: February 15, 2007Date of Patent: January 26, 2010Assignee: Realtek Semiconductor Corp.Inventor: Yi Lin Chen
-
Patent number: 7646649Abstract: A memory system having a plurality of DRAMs which are selectively provided non-inverted or inverted signals. The DRAMs have the ability to accept non-inverted or inverted address/command signals from a register that drives a plurality of signals simultaneously. The system includes DRAM receivers with programmable input polarity and a register with programmable output polarity.Type: GrantFiled: November 18, 2003Date of Patent: January 12, 2010Assignee: International Business Machines CorporationInventors: Bruce G. Hazelzet, Mark W. Kellogg, Darcie J. Rankin
-
Patent number: 7646654Abstract: An address strobe latches a first address. A burst cycle increments the address internally with additional address strobes. A new memory address is only required at the beginning of each burst access. Read/Write commands are issued once per burst access eliminating toggling Read/Write control line at cycle frequency. Control line transition terminates access and initializes another burst access. Write cycle times are maximized thereby allowing increases in burst mode operating frequencies. Logic near sense amplifiers control write-data drivers thereby providing maximum write times without crossing current during I/O line equilibration. By gating global write-enable signals with global equilibrate signals locally at sense amps, local write-cycle control signals are provided and valid for essentially the entire cycle time minus an I/O line equilibration period in burst access memory.Type: GrantFiled: June 23, 2008Date of Patent: January 12, 2010Assignee: Micron Technology, Inc.Inventors: Todd A. Merritt, Troy A. Manning
-
Patent number: 7626885Abstract: A column path circuit includes address transition detectors which detect level transition of page address signals, thereby outputting transition detection signals each having a predetermined enable period, respectively. A detection signal coupler logically operates on the transition detection signals respectively outputted from the address transition detectors, and outputs a signal representing the results of the logical operation. A ready signal generator outputs a strobe ready signal having a predetermined enable period in response to an enabled state of the signal outputted from the detection signal coupler. A strobe signal generator generates a read strobe signal and a page address strobe signal for latch of the page address signals in response to the strobe ready signal.Type: GrantFiled: August 12, 2008Date of Patent: December 1, 2009Assignee: Hynix Semiconductor Inc.Inventor: Sang Kwon Lee
-
Publication number: 20090274002Abstract: A semiconductor integrated circuit device includes an input unit configured to receive address and command signals, an internal address generator configured to output an internal address signal by adjusting a timing of the input address signal to correspond to a predetermined internal signal processing timing margin, and an internal command generator configured to output an internal command having a predetermined time difference from the internal address signal by adjusting a timing of the input command signal.Type: ApplicationFiled: December 29, 2008Publication date: November 5, 2009Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Seung Wook KWAK
-
Patent number: 7609565Abstract: A flash memory including a first latch having at least one external input to receive at least one command, at least one memory address, and a plurality of data bits, a command decoder coupled to the first latch output; a command latch including a first command latch input, a second command latch input, and a command latch output, the first command latch input to couple to the command decoder output, and the second command latch input to couple to a write command output of an internal clock control generator; and a command register including a first command register input and a second command register input, the first command register input to couple to the command latch output, and the second command register input to couple to an internal latch command output of the internal clock control generator. Additional apparatus, systems, and methods are disclosed.Type: GrantFiled: December 8, 2008Date of Patent: October 27, 2009Assignee: Micron Technology, Inc.Inventor: June Lee
-
Patent number: 7599246Abstract: A clock applying circuit for a synchronous memory is comprised or a clock input for receiving a clock input signal, apparatus connected to the synchronous memory for receiving a driving clock signal, and a tapped delay line for receiving the clock input signal and for delivering the clock driving signal to the synchronous memory in synchronism with but delayed from the clock input signal, the delay being a small fraction of the clock period or the clock input signal.Type: GrantFiled: August 1, 2005Date of Patent: October 6, 2009Assignee: MOSAID Technologies, Inc.Inventors: Richard C. Foss, Peter B. Gillingham, Graham Allan
-
Patent number: 7596053Abstract: A circuit for reading data from a buffer memory, which is Synchronous Dynamic Random access Memory (“SDRAM”), or Double Data Rate-Synchronous Dynamic Random Access Memory (“DDR”) comprises logic for managing programmable clock signal relationships such that data that is read from the DDR is centered within a DQS signal which is generated from the DDR and then appropriately delayed.Type: GrantFiled: October 4, 2006Date of Patent: September 29, 2009Assignee: Marvell International Ltd.Inventors: Theodore C. White, Dinesh Jayabharathi
-
Patent number: 7596046Abstract: A data conversion circuit for a semiconductor memory apparatus includes a data conversion unit that has a plurality of latches for storing input data and outputting stored data as output data in response to a clock, and an operation mode selection unit that selects either a first operation mode to convert serial data to parallel data during a write operation or a second operation mode to convert parallel data to serial data during a read operation, to thereby drive the data conversion unit.Type: GrantFiled: July 16, 2007Date of Patent: September 29, 2009Assignee: Hynix Semiconductor Inc.Inventor: Jae-Heung Kim
-
Patent number: 7593276Abstract: A semiconductor memory device includes a memory cell array including memory cells, word lines which select the memory cells, bit lines which transfer data of the memory cells, a sense amplifier circuit which amplifies data transferred to the bit lines, a first dummy cell group including first dummy cells, a dummy word line which selects the first dummy cell group, a dummy bit line to which data of the first dummy cell group is transferred, a generation circuit which generates an activation signal to activate the sense amplifier circuit based on a variation in a potential level of the dummy bit line, and a potential generating circuit which generates a first source potential applied to the first dummy cell group. The first source potential is different from a power supply potential.Type: GrantFiled: July 12, 2007Date of Patent: September 22, 2009Assignee: Kabushiki Kaisha ToshibaInventor: Osamu Hirabayashi