With Charge Pump Or Up And Down Counters Patents (Class 375/374)
-
Patent number: 7483508Abstract: An all-digital frequency synthesizer architecture is built around a digitally controlled oscillator (DCO) that is tuned in response to a digital tuning word (OTW). In exemplary embodiments: (1) a gain characteristic (KDCO) of the digitally controlled oscillator can be determined by observing a digital control word before and after a known change (?fmax) in the oscillating frequency; (2) a portion (TUNE_TF) of the tuning word can be dithered (1202), and the resultant dithered portion (dkTF) can then be applied to a control input of switchable devices within the digitally controlled oscillator; and (3) a non-linear differential term (187, 331) can be used to expedite correction of the digitally controlled oscillator when large phase error changes (335) occur.Type: GrantFiled: November 27, 2002Date of Patent: January 27, 2009Assignee: Texas Instruments IncorporatedInventors: Robert B. Staszewski, Dirk Leipold
-
Patent number: 7466785Abstract: A Phase Locked Loop (1) comprising a frequency detector (10) including a balanced quadricorrelator (2), the loop (1) being characterized in that the quadricorrelator (2) comprises double edge clocked bi-stable circuits (21, 22, 23, 24, 25, 26, 27, 28) coupled to multiplexers (31, 32, 33, 34) being controlled by a signal having the same bitrate as the incoming D signal (D).Type: GrantFiled: October 8, 2003Date of Patent: December 16, 2008Assignee: NXP B.V.Inventors: Mihai Adrian Tiberiu Sanduleanu, Dominicus Martinus Wilhelmus Leenaerts
-
Publication number: 20080279323Abstract: A phase detector generates a phase dependent control signal according to the phase relationship between a first and second clock signal. The phase detector includes first and second phase detector circuits receiving the first and second clock signals and generating select signals having duty cycles corresponding to the phase relationship between the clock edges of the first and second clock signals. The phase detector also includes a charge pump that receives select signals from the phase detector circuits and produces an increasing or decreasing control signal when the first and second clock signals do not have the predetermined phase relationship, and a non-varying control signal when the first and second clock signals do have the predetermined phase relationship. The control signal may be used to adjust the delay value of a voltage-controlled delay circuit in order to adjust the phase relationship between the first and second clock signals to have a predetermined phase relationship.Type: ApplicationFiled: July 23, 2008Publication date: November 13, 2008Inventor: Ronnie M. Harrison
-
Patent number: 7439783Abstract: Improved common mode feedback techniques are provided for charge pumps, phase-locked loops (PLLs), and other circuits. For example, in accordance with an embodiment of the present invention, a circuit includes a loop filter having first and second loop filter nodes. An amplifier is provided having first and second differential inputs respectively coupled to the first and second loop filter nodes. A first current source is coupled to the first loop filter node and a second current source is coupled to the second loop filter node. The first and second current sources continuously adjust a common mode voltage of the loop filter nodes.Type: GrantFiled: January 19, 2006Date of Patent: October 21, 2008Assignee: Lattice Semiconductor CorporationInventors: Harald Weller, Ludmil Nikolov, Ji Zhao
-
Publication number: 20080252342Abstract: A charge pump for use in a Phase Locked Loop/Delay Locked Loop minimizes static phase error through the use of an operational amplifier. The operational amplifier also mitigates the effects of low power supply voltage.Type: ApplicationFiled: June 16, 2008Publication date: October 16, 2008Inventor: Dieter Haerle
-
Patent number: 7436919Abstract: Methods, devices and systems are provided for bit synchronizing multiple serial bitstreams (106) with a common clock signal (116). Activity occurring in each bitstream is detected (304) for each of a plurality of phases corresponding to cycles of the common clock signal. One of the plurality of phases is selected (308) for each of the serial bitstreams based upon the activity detected within the selected phase. Data is then extracted (322) from the selected phase for each of the serial bitstreams using the common clock signal to thereby bit synchronize each of the plurality of serial bitstreams to each other.Type: GrantFiled: April 1, 2005Date of Patent: October 14, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Mahibur Rahman, Emilio J. Quiroga
-
Patent number: 7436920Abstract: An improved burst mode receiver includes a digital phase detector, receiving an incoming signal. The receiver also includes a charge pump, receiving pulse signals from the digital phase detector to compare the incoming clock phase to the local generated clock phase and to control the charge pump, a loop filter, receiving a charge value from the charge pump and producing a control signal and a local clock generator, receiving the control signal, producing a recovered clock and supplying the recovered clock to the digital phase detector.Type: GrantFiled: June 17, 2004Date of Patent: October 14, 2008Assignee: Matisse NetworksInventors: Shlomo Shachar, Oren Moshe
-
Patent number: 7433442Abstract: A linear, half-rate clock and data recovery (CDR) circuit for recovering clock information embedded in a received data signal. The half-rate CDR circuit comprises a phase detector that may receive the data signal and generate a phase error signal representative of the phase difference between the received data signal and a clock signal produced by a voltage-controlled oscillator (VCO) of the CDR circuit. The half-rate CDR typically changes the frequency of the clock signal and generates a clock signal that is aligned with the baud center of the received data signal. More specifically, when the half-rate CDR circuit is in a locked condition, both the rising and falling edges of the clock signal are aligned with the baud center of the received data signal. The half-rate CDR preferably generates a clock signal with an average frequency that is half the data rate of a received data signal.Type: GrantFiled: September 23, 2004Date of Patent: October 7, 2008Assignee: Standard Microsystems CorporationInventor: Luis J. Briones
-
Patent number: 7428169Abstract: A nonvolatile semiconductor memory device includes a memory cell array of a plurality of memory cells; and a voltage generating circuit for generating a programming voltage to be applied to the memory cells. The voltage generating circuit includes a first voltage generating unit for generating a negative voltage through a first charge pump; and a second voltage generating unit for generating a positive voltage through a second charge pump. During an accelerated programming operation, the first voltage generating unit increases a pumping efficiency of the first charge pump using an external power supply voltage, and the second voltage generating unit directly outputs the external power supply voltage.Type: GrantFiled: November 1, 2005Date of Patent: September 23, 2008Assignee: Samsung Electronics Co., Ltd.Inventors: Doo-Sub Lee, Seung-Keun Lee
-
Patent number: 7424078Abstract: In the synchronous compensator, a load generator loads a bit counter with data in dependence upon whether or not a detection signal from a UW detector falls within the range indicated by an enable signal from a synchronous compensator circuit, thereby excluding the detection signal appearing far from the normal position to establish an appropriate synchronous compensation. The synchronous compensation is thus accomplished on the basis of normally received signal waves without picking up abnormal waves supposed as reflected waves.Type: GrantFiled: February 10, 2005Date of Patent: September 9, 2008Assignee: Oki Electric Industry Co., Ltd.Inventors: Kenji Kasamura, Yasuhiro Takata
-
Patent number: 7424081Abstract: An error rate of a bit synchronous circuit is decreased to a large extent by preventing following excessively the jitters included in input data. A phase detect circuit of a bit synchronous circuit includes a majority decision circuit. The majority decision circuit counts UP0 and DN0 signals as a phase comparison result of comparing phases by a UP0 counter and a DN0 counter for a period of time, and its count number is judged by a magnitude relation determination circuit. The magnitude relation determination circuit outputs an UP signal if the UP0 signal is majority, a DN signal if the DN0 signal is majority, and a FIX signal if the UP0 signal is equal to the DN0 signal. Accordingly, since it is possible to prevent following the jitters included in input data, etc., an error rate for bit synchronization can be reduced to a large extent.Type: GrantFiled: June 9, 2004Date of Patent: September 9, 2008Assignee: Hitachi, Ltd.Inventor: Kazuhisa Suzuki
-
Patent number: 7421052Abstract: According to some embodiments, a frequency adjuster adjusts a frequency of an oscillator. For example, the frequency adjuster might include a plurality of capacitors that are selectable using a digital control signal, and selection logic may adjust the digital control signal based on a received indication associated with the oscillator's frequency.Type: GrantFiled: May 27, 2005Date of Patent: September 2, 2008Assignee: Intel CorporationInventor: Shenggao Li
-
Patent number: 7418071Abstract: A phase detector generates a phase dependent control signal according to the phase relationship between a first and second clock signal. The phase detector includes first and second phase detector circuits receiving the first and second clock signals and generating select signals having duty cycles corresponding to the phase relationship between the clock edges of the first and second clock signals. The phase detector also includes a charge pump that receives select signals from the phase detector circuits and produces an increasing or decreasing control signal when the first and second clock signals do not have the predetermined phase relationship, and a non-varying control signal when the first and second clock signals do have the predetermined phase relationship. The control signal may be used to adjust the delay value of a voltage-controlled delay circuit in order to adjust the phase relationship between the first and second clock signals to have a predetermined phase relationship.Type: GrantFiled: August 12, 2005Date of Patent: August 26, 2008Assignee: Micron Technology, Inc.Inventor: Ronnie M. Harrison
-
Patent number: 7409027Abstract: An improved clock recovery system, phase-locked loop, and phase detector are provided as well as a method for generating charge pump signals. The clock recovery system includes a phase-locked loop. The phase-locked loop includes a phase detector and a voltage-controlled oscillator. The phase detector generates pump signals that change linearly with respect to differences between phases of an incoming signal and a clocking signal. The oscillator is coupled to receive the pump signals and produce a clocking signal at a frequency not exceeding the frequency of the incoming signal. For example, the oscillator can produce clocking signals at one-half the frequency of the incoming signal, where the incoming signal is preferably a maximum bit rate of a data signal from which the clock signal is recovered. The phase detector can include a first flip-flop and second flip-flop.Type: GrantFiled: April 17, 2006Date of Patent: August 5, 2008Assignee: Cypress Semiconductor Corp.Inventor: Douglas Sudjian
-
Patent number: 7408391Abstract: A charge pump for use in a Phase Locked Loop/Delay Locked Loop. The charge pump includes a pull-up circuit a pull-down circuit and a reference current source. The reference current source includes a number of select transistors and a number of mirror master transistors. The mirror master transistors are coupled to slave transistors in either of the pull-up circuit and the pull-down circuit.Type: GrantFiled: December 11, 2006Date of Patent: August 5, 2008Assignee: MOSAID Technologies, Inc.Inventor: Dieter Haerle
-
Publication number: 20080172195Abstract: A semiconductor device includes a CDR (Clock Data Recovery) circuit and a frequency tracking control circuit. The CDR (Clock Data Recovery) circuit executes a clock data recovery on a serial data inputted synchronously with a spread spectrum clock. The frequency tracking control circuit controls a bandwidth of frequency which can be tracked by the CDR circuit.Type: ApplicationFiled: January 14, 2008Publication date: July 17, 2008Applicant: NEC ELECTRONICS CORPORATIONInventor: Masao NAKADAIRA
-
Patent number: 7400690Abstract: The present invention is directed to an adaptive phase controller employing a threshold level and a method of controlling a phase. In one embodiment, the adaptive phase controller includes a comparator configured to receive a comparison signal representing a phase and to provide a vernier signal based on comparing first and second samples of the comparison signal when the comparison signal is below the threshold level. Additionally, the adaptive phase controller also includes an adder/decoder coupled to the comparator and configured to adjust a current number corresponding to the phase based on the vernier signal.Type: GrantFiled: October 14, 2003Date of Patent: July 15, 2008Assignee: Agere Systems Inc.Inventors: Yanling Sun, Xiao-Jiao Tao
-
Patent number: 7397882Abstract: A digital phase locked circuit provides an output clock signal whose phase is synchronous with the phase of an input clock signal under a desired level of a phase absorption characteristic even if the input clock signal is supplied in a burst fashion. A phase comparing part compares the phase of the output clock signal with the phase of the input clock signal. A phase comparison result detecting part outputs an INC/DEC request signal for controlling a division operation based on a phase comparison signal. An execution rate computing part computes a phase difference between the input clock signal and the output clock signal based on the INC/DEC request signal and outputs an execution rate corresponding to the phase difference. A clock generating part controls a division operation for the master clock signal in accordance with the INC/DEC request signal and changes phase absorption speed of the output clock signal in accordance with the execution rate.Type: GrantFiled: September 29, 2003Date of Patent: July 8, 2008Assignee: Fujitsu LimitedInventors: Ichiro Yokokura, Yuji Obana, Hideaki Mochizuki
-
Patent number: 7386065Abstract: A voltage controlled oscillator (VCO), suitable for use in a frequency shift keying (FSK) system. The VCO device comprises a switching varactor unit, having a first terminal and a second terminal, wherein the switching varactor unit produces a capacitance, according to a frequency-selection voltage. A VCO core has a first output terminal, a second output terminal complementary to the first output terminal, and an input terminal. Wherein, the switching varactor unit is coupled in parallel with the VCO core at the first output terminal and the second output terminal to produce a capacitance effect with respect to the capacitance, so as to adjust a frequency constant ?{square root over (LC)} of the VCO core.Type: GrantFiled: August 15, 2003Date of Patent: June 10, 2008Assignee: Novatek Microelectronics Corp.Inventors: Yih-Min Tu, Yung-Lung Chen, Yuan-Tung Peng, Fan-Chung Lee
-
Patent number: 7386085Abstract: A closed-loop circuitry includes, in part, a loop filter and a current source/sink coupled to the loop filter to adjust the phase/frequency of the signal generated by the closed-loop circuitry. Because the voltage generated by the loop filter has a relatively low frequency, the current source/sink is operable at a relatively low frequency. Each current source and current sink may be a current digital-to-analog (DAC). The amount of current sourced into or sunk out of the loop filter by the current DAC is varied by setting the associated bits of a multi-bit signal. If the closed-loop circuitry is differential, a current source is coupled to the loop filter adapted to receive the differentially high signal, and a current source is coupled to the loop filter adapted to receive the differentially low signal.Type: GrantFiled: May 30, 2002Date of Patent: June 10, 2008Assignee: Broadcom CorporationInventors: Afshin Momtaz, Kambiz Vakilian
-
Publication number: 20080129352Abstract: Techniques for achieving linear operation for a phase frequency detector and a charge pump in a phase-locked loop (PLL) are described. The phase frequency detector receives a reference signal and a clock signal, generates first and second signals based on the reference and clock signals, and resets the first and second signals based on only the first signal. The first and second signals may be up and down signals, respectively, or may be down and up signals, respectively. The phase frequency detector may delay the first signal by a predetermined amount, generate a reset signal based on the delayed first signal and the second signal, and reset the first and second signals with the reset signal. The charge pump receives the first and second signals and generates an output signal indicative of phase error between the reference and clock signals.Type: ApplicationFiled: November 30, 2006Publication date: June 5, 2008Inventor: Gang Zhang
-
Patent number: 7382849Abstract: Charge pump circuit. A charge pump circuit is provided for use in a phase-lock loop circuit. The charge pump circuit comprises a charge pump core circuit that outputs a control voltage. The charge pump circuit also comprises a replica circuit that is coupled to the charge pump core circuit, wherein the replica circuit receives the control voltage and produces one or more bias signals that are coupled to the charge pump core circuit to minimize the difference between charge up and charge down currents generated by the charge pump core circuit.Type: GrantFiled: August 23, 2003Date of Patent: June 3, 2008Assignee: Sequoia CommunicationsInventors: John B. Groe, Joseph Austin
-
Patent number: 7356077Abstract: Apparatuses and methods for testing the integrity of high speed optical fiber transmission networks are presented. Data from an optical network, for example, NRZ formatted data at forty gigabits per second and higher may be reliably recovered using embodiments of the invention. The invention employs hybrid microwave and high speed processing technology to reliably measure the phase shift of the data transmitted over a high speed optical transmission network by comparing the incoming data to a super-stable clock/frequency reference. The clock/frequency reference is intentionally offset by fractional frequency resulting in a beat frequency when compared to the incoming data. The beat frequency provides the ability for automatic calibration of the phase measurements because the period of the full 360 degrees phase is known. Also, the invention provides reliable means for measuring jitter and for generating Eye-pattern diagrams by eliminating issues associated with oscilloscope loop bandwidth limitations.Type: GrantFiled: September 6, 2002Date of Patent: April 8, 2008Assignee: Spirent Communications Inc.Inventors: Joseph M. Fala, Luis A. Wills
-
Patent number: 7336110Abstract: A dual differential sawtooth signal generator includes a first sawtooth voltage generator that has a first capacitor and a second capacitor that are alternately charged with a feedback control source current from a low voltage reference voltage level. A second sawtooth voltage generator has a first discharge capacitor and a second discharge capacitor that are alternately discharged with a feedback control sink current from a high voltage reference voltage level. The output signals of the two sawtooth voltage generators are compared to control a phase frequency comparator that provides signals to control a dual charge pump that provides the feedback control source current and that provides the feedback control sink current.Type: GrantFiled: January 17, 2007Date of Patent: February 26, 2008Assignee: Atmel CorporationInventors: Daniel Payrard, Michel Cuenca, Eric Brunet
-
Patent number: 7319731Abstract: High precision continuous time gmC BPF (Band Pass Filter) tuning. A novel approach is presented by which a continuous time signal serves as a BPF control voltage for tuning of a BPF within a communication device (e.g., transceiver or receiver). A PLL (Phase Locked Loop) tunes the center frequency of the BPF using this continuous time signal, and the PLL oscillates at the center frequency of the BPF. The BPF is implemented as a gmC (transconductance-capacitance) filter, and the PLL is implemented using a number of gm (transconductance) cells as well. The PLL's gm cells and the BPF's gm cells are substantially identical in form. All of these gm cells are operated within their respective linear regions. This similarity of gm cells within the PLL and the BPF provide for substantial immunity to environmental perturbations including temperature and humidity changes as well as fluctuations of power supply voltages.Type: GrantFiled: March 22, 2004Date of Patent: January 15, 2008Assignee: Broadcom CorporationInventor: Stephen Wu
-
Publication number: 20080002800Abstract: Disclosed are embodiments of a phase control circuit with an analog phase controller that is able to effectively generate control signals for all four quadrants of phase control operation.Type: ApplicationFiled: June 30, 2006Publication date: January 3, 2008Inventor: Michael Altmann
-
Publication number: 20070286321Abstract: Linear sample and hold phase detectors are disclosed herein. An example phase detector is coupled to an input data signal and a recovered clock signal and includes a linear phase difference generator circuit and a sample and hold circuit. The linear phase difference generator includes a first input coupled to the input data signal and a second input coupled to the recovered clock signal and outputs a first phase difference signal indicative of the phase difference between the input data signal and the recovered clock signal relative to a rising edge of the input data signal and a second phase difference signal indicative of the phase difference between the input data signal and the recovered clock signal relative to a falling edge of the input data signal.Type: ApplicationFiled: June 22, 2006Publication date: December 13, 2007Inventors: Atul K. Gupta, Wesley C. d'Haene, Rajiv K. Shukla
-
Patent number: 7277518Abstract: A phase-locked loop includes a voltage-controlled oscillator and a charge-pump loop filter. The voltage-controlled oscillator includes a varactor having a first set of capacitor cells configured to adjust a capacitance based on a first control voltage, and a second set of capacitor cells configured to adjust a capacitance based on a second control voltage. The charge-pump loop filter receives a first and a second update signal, each having at least one state based on a phase difference between a first clock and a second clock, and comprises a first component and a second component. The first component is configured to adjust, during an update period, a voltage across an impedance from a reference level based on the states of the first and second update signals and to return the voltage across the impedance to the reference level prior to an end of the update period, wherein the voltage across the impedance comprises the first control voltage.Type: GrantFiled: November 20, 2003Date of Patent: October 2, 2007Assignee: Avago Technologies General IP (Singapore) Pte. Ltd.Inventors: Alvin Leng Sun Loke, James Oliver Barnes, Robert Keith Barnes, Michael M. Oshima, Ronald Ray Kennedy, Charles E. Moore
-
Patent number: 7274764Abstract: In one embodiment, the present invention provides a phase-locked loop comprising a charge-pump loop filter and a phase detector system. The charge-pump loop filter is configured to provide a control voltage having a voltage level based on a state of a first control signal and on a state of a second control signal. The phase detector system is configured to receive a first clock, a second clock, and a control signal defining a plurality of states including a first state and a second state. The phase detector system is further configured to provide the first control signal and the second control signal each having a state based on a phase difference between the first and second clocks when the control signal has the first state, and to provide the first control signal and second control signal each having a state asynchronously controlled by the control signal when the control signal has the second state.Type: GrantFiled: November 20, 2003Date of Patent: September 25, 2007Assignee: Avago Technologies General IP (Singapore) Pte. LtdInventors: Alvin Leng Sun Loke, Robert Keith Barnes, James Oliver Barnes
-
Patent number: 7271631Abstract: A clock multiplication circuit simple in configuration, easy to adjust the characteristics thereof, and capable of shortening lockup time. The circuit delivers an output clock signal at a frequency that is a multiple of the frequency of a reference clock signal as inputted. A counter counts the number of rising edges of the output clock signal existing during a High level period of the reference clock signal, delivering a count value CN. A subtracter subtracts the count value from a reference value BN, delivering a difference value DN. An adder adds the difference value to a preceding integrated value, calculating a new integrated value. A DA converter delivers the analog control voltage corresponding to the integrated value. A VCO delivers the output clock signal at a frequency corresponding to the analog control voltage. The frequency of the output clock signal is controlled such that DN=BN?CN=0.Type: GrantFiled: June 26, 2003Date of Patent: September 18, 2007Assignee: Fujitsu LimitedInventor: Hideaki Watanabe
-
Patent number: 7269217Abstract: A pulse-width modulation (PWM) controller to supply power to electronic components using a phase lock loop (PLL) is presented. A PWM controller comprises an input node operable to receive a reference signal and a phase-locked loop (PLL). The PLL comprises an oscillator operable to receive an error-correction signal and to generate an oscillator signal having a frequency that is related to the error-correction signal, a phase-frequency detector (PFD) coupled to the oscillator and operable to receive the reference signal and to generate the error-correction signal based upon a phase difference between the reference signal and a feedback signal, and a suppression circuit coupled to the PFD and operable to periodically enable the PFD to generate the error-correction signal.Type: GrantFiled: October 4, 2002Date of Patent: September 11, 2007Assignee: Intersil Americas Inc.Inventors: James William Leith, Mark Dickmann
-
Patent number: 7266172Abstract: The present invention relates in general to integrated circuits, and in particular to method and circuitry for implementing an improved phase-locked loop (PLL) in complementary metal-oxide-semiconductor (CMOS)technology using current-controlled CMOS (C3MOS) logic. In an exemplary embodiment, a phase-locked loop includes a phase-frequency detector, a Gm cell block, a low pass filter and a voltage controlled oscillator. These various elements of the phase-locked loop are connected to one another in a fully differential manner, i.e., each element has an input and/or an output each having at least a differential signal. In one embodiment, each of these various elements of the phase-locked loop is implemented using C3MOS logic.Type: GrantFiled: March 10, 2004Date of Patent: September 4, 2007Assignee: Broadcom CorporationInventors: Armond Hairapetian, Jun Cao, Afshin Momtaz
-
Patent number: 7257183Abstract: A clock recovery circuit includes a sampler for sampling a data signal. Logic determines whether a data edge lags or precedes a clock edge which drives the sampler, and provides early and late indications. A filter filters the early and late indications, and a phase controller adjusts the phase of the clock based on the filtered indications. Based on the filtered indications, a frequency estimator estimates the frequency difference between the data and clock, providing an input to the phase controller to further adjust the phase so as to continually correct for the frequency difference.Type: GrantFiled: June 21, 2002Date of Patent: August 14, 2007Assignee: Rambus Inc.Inventors: William J. Dally, John H. Edmondson, Ramin Farjad-Rad
-
Patent number: 7245687Abstract: A phase-locked loop (PLL) device is disclosed. The PLL device includes an interpolator receiving and processing an input signal by an interpolation operation in response to an interpolation timing value to obtain an output signal, a timing error detector in communication with the interpolator for detecting a timing error value of the output signal, a loop filter in communication with the timing error detector for outputting the interpolation timing value to the interpolator in response to the timing error value, and a lock controller in communication with the loop filter for adjusting the interpolation timing value according to a timing quality of the output signal, and providing the adjusted interpolation timing value for the interpolator. A signal generation method for use in the data pick-up device with the aid of the digital phase-locked loop (PLL) device is also disclosed.Type: GrantFiled: May 12, 2003Date of Patent: July 17, 2007Assignee: Via Optical Solutions, Inc.Inventor: Chris Chang
-
Patent number: 7236425Abstract: A charge pump circuit is provided which outputs a high voltage by using a boosting circuit with a smaller number of stages. A diode is used to give a back-gate voltage for a MOS transistor composing the charge pump circuit, thereby minimizing a reduction in a boosted voltage due to an increase in the threshold voltage of the MOS transistor. In addition, a second MOS transistor is provided between the back gate of the MOS transistor and the ground (GND) such that in-phase clock signals are inputted to the gate of the second MOS transistor and the capacitor thereof.Type: GrantFiled: July 5, 2005Date of Patent: June 26, 2007Assignee: Seiko Instruments Inc.Inventor: Minoru Sudou
-
Patent number: 7212138Abstract: An analog-to-digital converter generates and adjusts a digital signal based on a delay caused by an analog signal. The analog signal controls a delay of a first delay chain, and the digital signal controls a delay of a second delay chain. Dependent on a comparison of an output of the first delay chain and an output of the second delay chain, circuitry of the analog-to-digital converter adjusts the digital signal.Type: GrantFiled: January 5, 2006Date of Patent: May 1, 2007Assignee: Sun Microsystems, Inc.Inventor: Robert J. Bosnyak
-
Patent number: 7203465Abstract: A receiver/transmitter circuit includes an antenna terminal, a transmitter circuit which outputs a transmission signal in response to a transmit control signal, a receiver circuit which receives a reception signal from the antenna terminal, and a waveform control circuit. The waveform control circuit outputs a switching signal having a gradual logic transition in response to the transmit control signal. The receiver/transmitter circuit further includes a first switch connected between the antenna terminal and the transmitter circuit, and a second switch connected between the antenna terminal and the receiver circuit. The first switch transfers the transmission signal to the antenna terminal in response to the switching signal.Type: GrantFiled: October 9, 2003Date of Patent: April 10, 2007Assignee: Oki Electric Industry Co., Ltd.Inventor: Takashi Kuramochi
-
Patent number: 7202717Abstract: A chopped charge pump with matching up and down pulses including a first pair of current sources, a second pair of current sources, and a switching circuit for switching on in a first phase one current source of each pair to provide up current pulses, and the other current source of each pair to provide down current pulses, and switching on in a second phase the other current source of each pair to provide up current pulses, and the one current source of each pair to provide down current pulses to offset error in the current response of the pairs of current sources.Type: GrantFiled: June 23, 2004Date of Patent: April 10, 2007Assignee: Analog Devices, Inc.Inventors: Michael F. Keaveney, William Hunt
-
Patent number: 7203261Abstract: Techniques are provided for tracking residual frequency error and phase noise in an OFDM system. At a receiver, each received OFDM symbol is transformed with an FFT to obtain received modulation symbols, which are serialized. A phase locked loop (PLL) operates on the serialized received modulation symbols and provides an independent phase correction value for each received modulation symbol. Each received modulation symbol is corrected with its own phase correction value to obtain a phase-corrected symbol. The phase error in each phase-corrected symbol is detected to obtain a phase error estimate for that phase-corrected symbol. The phase error estimate for each phase-corrected symbol is filtered (e.g., with a second-order loop filter) to obtain a frequency error estimate, which is accumulated to obtain a phase correction value for another received modulation symbol. The phase-corrected symbols are not correlated because independent phase correction values are used for the received modulation symbols.Type: GrantFiled: April 15, 2003Date of Patent: April 10, 2007Assignee: Qualcomm IncorporatedInventor: Alok Kumar Gupta
-
Patent number: 7184511Abstract: A data density independent clock and data recovery system includes a lock phase adjust charge pump operably coupled to receive phase information and transition information from a phase detector and to produce a current signal, responsive to the phase information and transition information, to a loop filter that converts the current signal to a control voltage signal operably coupled to a voltage controlled oscillator that produces a clock signal to the phase detector based on the control voltage signal. The lock phase adjust charge pump includes a phase charge pump, a transition charge pump, a programmable DC bias current sink, and two programmable offset bias current sinks. The transition charge pump includes a programmable transition current sink. The control logic operates under external control to adjust the currents conducted by the transition charge pump, the programmable DC bias current sink, and the two programmable offset bias current sinks.Type: GrantFiled: February 17, 2005Date of Patent: February 27, 2007Assignee: Xilinx, Inc.Inventors: Ahmed Younis, Firas N. Abughazaleh
-
Patent number: 7184510Abstract: A differential charge pump includes a transient reducing circuit that provides multiple switching current paths to reduce transients caused by the charge transfer as the charge pump is switched. The differential charge pump includes separate current sources in the transient reducing circuit that are switchably coupled to the non-active current source in the charge pump. In one embodiment, each current sources include a static current source and a variable current source that is controlled by a common mode feedback circuit. The variable current source may produce a current with less magnitude than the current produced by the static current source.Type: GrantFiled: September 26, 2003Date of Patent: February 27, 2007Assignee: Quicklogic CorporationInventor: Soon-Gil Jung
-
Patent number: 7176732Abstract: A charge pump circuit and method for supplying power. The charge pump circuit includes a first circuit receiving at least one low voltage signal and generating an output voltage signal. The charge pump circuit also includes a second circuit receiving a clock signal and the output voltage signal. The second circuit sends a request signal based on a comparison of the output voltage signal with two reference voltage signals, where the two reference voltage signals are derived from two supply voltage signals having a substantially constant potential difference. The charge pump circuit further includes a high voltage generator receiving the request signal and sending the two supply voltage signals to the first circuit and the second circuit. The high voltage generator adjusts the voltage potentials of the two supply voltage signals such that the voltage potential of the output voltage signal falls between the voltage potentials of the two reference voltage signals.Type: GrantFiled: August 30, 2004Date of Patent: February 13, 2007Assignee: Interuniversitair Microelektronica Centrum (IMEC) vzw)Inventor: Manuel Innocent
-
Patent number: 7161436Abstract: A charge pump and loop filter circuit of a phase locked loop includes a resistor, a capacitor, first and second input current sources for supplying first and second currents to the circuit, a first output current source for outputting the first current from the circuit, and a second output current source for receiving the second current from the circuit. The charge pump also contains a plurality of up pulse switches and down pulse switches for controlling current flow through the circuit such that only a fraction of the current that flows through the resistor flows into and out of the capacitor for charging and discharging the capacitor. The size of the capacitor can be reduced accordingly based on the amount of current used to charge and discharge the capacitor.Type: GrantFiled: November 27, 2002Date of Patent: January 9, 2007Assignee: Mediatek Inc.Inventor: Tse-Hsiang Hsu
-
Patent number: 7162001Abstract: An improved charge pump used in a phase-locked loop includes transient current correction capability by adding a canceling capacitance for each parasitic capacitance associated with a switching device in a charge pump. For each transient current component flowing through the parasitic capacitance, a canceling capacitance is implemented to create a canceling transient current component in the opposite direction such that it cancels out the transient current component. Preferably, an additional switching device is added to implement such a canceling capacitance for each parasitic capacitance.Type: GrantFiled: October 10, 2002Date of Patent: January 9, 2007Assignee: International Business Machines CorporationInventor: David William Boerstler
-
Patent number: 7162002Abstract: A phase lock loop frequency synthesizer includes a phase rotator in the feedback path of the PLL. The PLL includes a phase detector, a low pass filter, a charge pump, a voltage controlled oscillator (“VCO”), and a feed back path connecting output of the VCO to the phase detector. The feedback path includes a phase rotator connected to the output of the VCO and to an input of a frequency divider. Coarse frequency control is implemented by adjusting the input reference frequency to the phase detector or by adjusting the divider ratio of the frequency divider. Fine frequency control is achieved by increasing or decreasing the rotation speed of the phase rotator. The phase rotator constantly rotates phase of the VCO output, thereby causing a frequency shift at the output of the phase rotator. The rotation speed of the phase rotator is controlled by an accumulator and a digital frequency control word.Type: GrantFiled: October 31, 2002Date of Patent: January 9, 2007Assignee: Broadcom CorporationInventors: Chun-Ying Chen, Michael Q Le, Myles Wakayama
-
Patent number: 7158603Abstract: A dual-port voltage control oscillator for use in a frequency synthesizer has first and second input ports and an output. The first port is coupled in a phase-locked-loop configuration for receiving input data and a reference frequency. The phase-locked-loop tunes the oscillator in response to a channel selection and trim parameter. The second port of the oscillator has a variable gain characteristic. A multiplier is coupled to the second port for multiplying the input data by a transfer function to alter the input data thereby compensating for the second port variable gain characteristic.Type: GrantFiled: December 26, 2002Date of Patent: January 2, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Paul B. Sofianos, David W. Feldbaumer, Darren V. Weninger
-
Patent number: 7158600Abstract: A phase lock loop circuit 60 has a phase frequency detector 62, a charge pump 64, an active filter 87 and a voltage-controlled oscillator 100. The phase detector generates UP and DN signals indicative of the relative frequency of FR, a reference signal, and FV, a signal controlled by the voltage-controlled oscillator. A charge pump using logic gates (buffer 66 and inverter 68) to produce a voltage drop over resistors 74 and 84 to generate a voltage at a node coupled to the input of transmission gate 76 according to the values of the UP and DN signals. When the transmission gate 76 is closed (low impedance) the charge pump may sink or source current to the inverting input of the operational amplifier 86 of the active filter 86. When the transmission gate is open (high impedance state) the inverting input is electrically isolated from the node.Type: GrantFiled: May 24, 2002Date of Patent: January 2, 2007Assignee: Texas Instruments IncorporatedInventors: Gianni Puccio, Biagio Bisanti, Stefano Cipriani
-
Patent number: 7142823Abstract: A low jitter digital frequency synthesizer includes a first counter module, a second counter module, a snapshot module, an error value generation module, and a tapped delay line. The first counter module counts intervals of M cycles of an input clock to produce a first count. The second counter module count intervals of D cycles of an output clock to produce a second count, wherein a rate of the output clock corresponds to M/D times a rate of the input clock. The snapshot module periodically takes a snapshot of the first and second counts to produce snapshots. The error value generation module generates an error value based on the snapshots. The tapped delay line module produces the output clock based on the error value.Type: GrantFiled: January 29, 2004Date of Patent: November 28, 2006Assignee: Xilinx, Inc.Inventors: John D. Logue, Austin H. Lesea, Wei Lu
-
Patent number: 7138838Abstract: A variable loop bandwidth phase locked loop in which, upon input of a succession of signals “1”, no modulated signal degradation occurs and even at a high symbol rate, the reference signal frequency remains low and the sampling frequencies of a phase-frequency detector and a sigma delta circuit remain low. The phase locked loop comprises: a first modulator which transforms baseband signal TX_DATA into an integer signal for specifying a division number and sends it to a control terminal of a programmable divider; a second modulator which shapes an incoming baseband signal into a prescribed signal waveform and sends it to a voltage controlled oscillator; and a variable current charge pump which changes the loop bandwidth of the phase locked loop according to control signal CUR.Type: GrantFiled: January 28, 2004Date of Patent: November 21, 2006Assignee: Renesas Technology Corp.Inventors: Yoshiyuki Shibahara, Masaru Kokubo, Takashi Oshima
-
Patent number: 7120217Abstract: In a PLL circuit including a voltage-controlled oscillator, a phase detector and a final control element, the final control element contains two separate channels, between the phase detector and the voltage controlled oscillator, wherein one channel processes the useful signal components and the other channel processes the disturbance signal components of the synchronization pulses. Each channel has two tracks, for generation of a potential difference, wherein each track is connected to a capacitor plate.Type: GrantFiled: October 4, 2001Date of Patent: October 10, 2006Assignee: ATMEL Germany GmbHInventor: Marco Schwarzmueller