Textured Surface Of Gate Insulator Or Gate Electrode Patents (Class 438/260)
-
Patent number: 7432156Abstract: A semiconductor memory device and a method for its fabrication are provided. In accordance with one embodiment of the invention the method comprises the steps of forming a gate insulator and a gate electrode overlying a semiconductor substrate. The gate insulator is etched to form an undercut opening beneath an edge of the gate electrode and the undercut opening is filled with a layered structure comprising a charge trapping layer sandwiched between layers of oxide and nitride. A region of the semiconductor substrate is impurity doped to form a bit line aligned with the gate electrode, and a conductive layer is deposited and patterned to form a word line coupled to the gate electrode.Type: GrantFiled: April 20, 2006Date of Patent: October 7, 2008Assignee: Spansion LLCInventors: Chungho Lee, Ashot Melik-Martirosian, Hiroyuki Kinoshita, Kuo-Tung Chang, Amol Joshi, Meng Ding
-
Patent number: 7419870Abstract: Provided is a method of manufacturing a flash memory device. In the method, after forming a cell string and source/drain selection transistors, it forms a first oxide film in which a sidewall oxide film and a buffering oxide film are stacked, a nitride film, and a second oxide film for spacer on the overall structure. Then, source/drain contact holes are formed. Thus, the source/drain selection transistors are prevented from being exposed while etching the source/drain contact holes, which enhances the reliability of the flash memory device.Type: GrantFiled: May 2, 2005Date of Patent: September 2, 2008Assignee: Hynix Semiconductor Inc.Inventor: Seung Woo Shin
-
Patent number: 7407857Abstract: An memory device, and method of making same, that includes source and drain regions defining a channel region therebetween. A select gate is formed over and insulated from a first portion of the channel region. A conductive floating gate is disposed over and insulated from the source region and a second portion of the channel region. A notch is formed in the floating gate bottom surface having an edge that is either aligned with an edge of the source region or is disposed over the source region. A conductive control gate is disposed adjacent to the floating gate. By having the source region terminate under the thicker insulation region provided by the notch, the breakdown voltage of the source junction is increased. Alternately, the lower portion of the floating gate is formed entirely over the source region, for producing fringing fields to control the adjacent portion of the channel region.Type: GrantFiled: January 23, 2006Date of Patent: August 5, 2008Assignee: Integrated Memory Technologies, Inc.Inventors: Ching-Shi Jeno, Ting P. Yen
-
Patent number: 7390691Abstract: A phase change memory with higher column landing margin may be formed. In one approach, the column landing margin may be increased by increasing the height of an electrode. For example, the electrode being made of two disparate materials, one of which includes nitride and the other of which does not. In another approach, a hard mask is used which is of substantially the same material as an overlying and surrounding insulator. The hard mask and an underlying phase change material are protected by a sidewall spacer of a different material than the hard mask. If the hard mask and the insulator have substantially the same etch characteristics, the hard mask may be removed while maintaining the protective character of the sidewall spacer.Type: GrantFiled: October 28, 2005Date of Patent: June 24, 2008Assignee: Intel CorporationInventors: Charles H. Dennison, Ilya V. Karpov
-
Publication number: 20080128776Abstract: The NROM includes a plurality of gate patterns, a plurality of junction regions, first contact plugs, second contact plugs, first metal lines and second metal lines. Each of the plurality of gate patterns has a dielectric layer and gate conductive layers sequentially stacked over a semiconductor substrate. The plurality of junction regions is isolated from the gate conductive layers in active regions between the plurality of gate patterns. The first contact plugs are respectively connected to first junction regions of a diagonal direction of the plurality of junction regions. The second contact plugs are respectively connected to second junction regions of a diagonal direction other than the first junction regions. The first metal lines connect the first contact plugs that are adjacent to each other in a diagonal direction. The second metal lines connect the second contact plugs that are adjacent to each other in a diagonal direction.Type: ApplicationFiled: May 14, 2007Publication date: June 5, 2008Applicant: HYNIX SEMICONDUCTOR INC.Inventor: Ki-Seog KIM
-
Patent number: 7374989Abstract: Flash memory and methods of fabricating the same are disclosed. An illustrated example flash memory includes a first source formed within a semiconductor substrate; an epitaxial layer formed on an upper surface of the semiconductor substrate; an opening formed within the epitaxial layer to expose the first source; a floating gate device formed inside the opening; and a select gate device formed on the epitaxial layer at a distance from the floating gate device.Type: GrantFiled: June 26, 2007Date of Patent: May 20, 2008Assignee: Dongbu Electronics Co., Ltd.Inventor: Jin Hyo Jung
-
Patent number: 7371645Abstract: Fabrication of recessed channel array transistors (RCAT) with a corner gate device includes forming pockets between a semiconductor fin that includes a gate groove and neighboring shallow trench isolations that extend along longs sides of the semiconductor fin. A protection liner covers the semiconductor fin and the trench isolations in a bottom portion of the gate groove and the pockets. An insulator collar is formed in the exposed upper sections of the gate groove and the pockets, wherein a lower edge of the insulator collar corresponds to a lower edge of source/drain regions formed within the semiconductor fin. The protection liner is removed. The bottom portion of the gate groove and the pockets are covered with a gate dielectric and a buried gate conductor layer. The protection liner avoids residuals of polycrystalline silicon between the active area in the semiconductor fin and the insulator collar.Type: GrantFiled: December 30, 2005Date of Patent: May 13, 2008Assignee: Infineon Technologies AGInventors: Klaus Muemmler, Peter Baars, Stefan Tegen
-
Publication number: 20080093663Abstract: A method of forming a memory device includes forming a first insulating pattern and a polysilicon pattern in a peripheral region of a substrate, forming a cell gate insulating pattern including a second insulating pattern, a charge storage pattern, and a third insulating pattern in a cell region of the substrate, forming a barrier metal layer on the polysilicon pattern and on the third insulating pattern, forming a conductive layer on the barrier metal layer, patterning the conductive layer to simultaneously form a first conductive pattern on the polysilicon pattern and a second conductive pattern on the third insulating pattern, and patterning the barrier metal layer to simultaneously form a first barrier metal pattern on the polysilicon pattern and a second barrier metal pattern on the third insulating pattern.Type: ApplicationFiled: August 3, 2007Publication date: April 24, 2008Inventors: Jang-hee Lee, Gil-Heyun Choi, Byung-hee Kim, Tae-Ho Cha, Hee-Sook Park, Geum-Jung Seong
-
Patent number: 7361543Abstract: An integrated circuit and method of forming an integrated circuit having a memory portion minimizes an amount of oxidation of nanocluster storage elements in the memory portion. A first region of the integrated circuit has non-memory devices, each having a control electrode or gate formed of a single conductive layer of material. A second region of the integrated circuit has a plurality of memory cells, each having a control electrode of at least two conductive layers of material that are positioned one overlying another. The at least two conductive layers are at substantially a same electrical potential when operational and form a single gate electrode. In one form each memory cell gate has two polysilicon layers overlying a nanocluster storage layer.Type: GrantFiled: November 12, 2004Date of Patent: April 22, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Robert F. Steimle, Ramachandran Muralidhar, Bruce E. White
-
Patent number: 7358134Abstract: A split gate flash memory cell includes a substrate having a device isolation structure; a selective gate structure disposed on the substrate; an interlayer dielectric layer having an opening disposed on the substrate, wherein the opening exposes a portion of the selective gate structure, the substrate and the device isolation structure; a floating gate disposed in the opening and extended to cover a surface of the interlayer dielectric layer; a tunneling dielectric layer disposed between the floating gate and the selective gate structure; a gate dielectric layer disposed between the floating gate and the control gate; a source region disposed in the substrate on one side of the control gate that is not adjacent to the selective gate structure, and a drain region disposed in the substrate on one side of the selective gate that is not adjacent to the control gate.Type: GrantFiled: April 15, 2005Date of Patent: April 15, 2008Assignee: Powerchip Semiconductor Corp.Inventors: Sheng Wu, Tsai-Yu Huang
-
Patent number: 7354824Abstract: A method for fabricating a non-volatile memory is provided. A dielectric layer, a first conductive layer, and a mask layer are formed sequentially on a substrate and then patterned to form a number of openings and floating gates. In addition, spacers are formed on the sidewalls of the openings. A source/drain region is formed in the substrate underneath each of the openings. A thermal process is performed to oxidize the substrate exposed by the opening to form an insulating layer above the source/drain region. Afterward, the mask layer is removed and an inter-gate dielectric layer is formed to cover the surface of the first conductive layer and the surface of the insulating layer. Subsequently, a second conductive layer is formed on the inter-gate dielectric layer.Type: GrantFiled: May 3, 2006Date of Patent: April 8, 2008Assignee: MACRONIX International Co., Ltd.Inventors: Hsin-Fu Lin, Chun-Pei Wu
-
Patent number: 7341914Abstract: A method for forming a semiconductor device includes forming a first gate electrode over a semiconductor substrate, wherein the first gate electrode comprises silicon and forming a second gate electrode over the semiconductor substrate and adjacent the first gate electrode, wherein the second gate electrode comprises silicon. Nanoclusters are present in the first gate electrode. A peripheral transistor area is formed devoid of nanoclusters.Type: GrantFiled: March 15, 2006Date of Patent: March 11, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Erwin J. Prinz, Ko-Min Chang, Robert F. Steimle
-
Patent number: 7335558Abstract: A method of manufacturing a NAND flash memory device, including the steps of providing a semiconductor substrate in which a cell region and a select transistor region are defined; simultaneously forming a plurality of cell gates on the semiconductor substrate of the cell region and forming selection gates on the semiconductor substrate of the select transistor region; forming an oxide film on the entire structure and then forming a nitride film; etching the nitride film so that the nitride film remains only between the selection gates and adjacent edge cell gates; and, blanket etching the oxide film to form spacers on sidewalls of the selection gates. Accordingly, uniform threshold voltage distributions can be secured, and process margins for a spacer etch target can be secured when etching the spacers. Furthermore, the nitride film partially remains between the edge cell gates and the selection gates even after the gate spacers are etched.Type: GrantFiled: June 16, 2006Date of Patent: February 26, 2008Assignee: Hynix Semiconductor Inc.Inventor: Chan Sun Hyun
-
Patent number: 7332408Abstract: Methods and apparatus are provided. A first dielectric plug is formed in a portion of a trench that extends into a substrate of a memory device so that an upper surface of the first dielectric plug is recessed below an upper surface of the substrate. The first dielectric plug has a layer of a first dielectric material and a layer of a second dielectric material formed on the layer of the first dielectric material. A second dielectric plug of a third dielectric material is formed on the upper surface of the first dielectric plug.Type: GrantFiled: June 28, 2004Date of Patent: February 19, 2008Assignee: Micron Technology, Inc.Inventor: Michael Violette
-
Publication number: 20080026526Abstract: A method of making a semiconductor device includes a substrate having a semiconductor layer having a first portion for non-volatile memory and a second portion exclusive of the first portion. A first dielectric layer is formed on the semiconductor layer. A plasma nitridation is performed on the first dielectric layer. A first plurality of nanoclusters is formed over the first portion and a second plurality of nanoclusters over the second portion. The second plurality of nanoclusters is removed. A second dielectric layer is formed over the semiconductor layer. A conductive layer is formed over the second dielectric layer.Type: ApplicationFiled: July 25, 2006Publication date: January 31, 2008Inventors: Rajesh A. Rao, Tien Ying Luo, Ramachandran Muralidhar, Robert F. Steimle, Sherry G. Straub
-
Patent number: 7320914Abstract: A method for forming a memory device is provided. A first layer is formed over a substrate. A second layer is formed over the first layer. A mask is formed over the second layer. Spacers are formed adjacent opposite sides of the mask. The second layer is etched to form at least one memory cell stack. The memory device is cleaned to remove the mask. A silicide region is formed within the second layer in the at least one memory cell stack, where the silicide region in each memory cell stack is bounded by the spacers.Type: GrantFiled: February 23, 2005Date of Patent: January 22, 2008Assignee: Spansion LLCInventors: Hajime Wada, Jaeyong Park
-
Patent number: 7312498Abstract: A stacked-gate structure includes a tunnel insulation film, a floating gate electrode, an inter-electrode insulation film and a control gate electrode, which are stacked on a semiconductor substrate. The inter-electrode insulation film has a three-layer structure that includes a first oxidant barrier layer, an intermediate insulation layer and a second oxidant barrier layer. Gate side-wall insulation films are formed on both side surfaces of the stacked-gate structure. The thickness of the gate side-wall insulation film increases, at a side portion of the floating gate electrode, from the inter-electrode insulation film side toward the tunnel insulation film side. The width of the floating gate electrode in a channel length direction decreases from the inter-electrode insulation film side toward the tunnel insulation film side.Type: GrantFiled: January 13, 2006Date of Patent: December 25, 2007Assignee: Kabushiki Kaisha ToshibaInventor: Yoshio Ozawa
-
Patent number: 7282758Abstract: A method of fabricating a gate structure (such as a floating gate) of a nonvolatile (e.g., flash) memory is described. After a polysilicon layer and a mask layer (e.g., silicon nitride) are formed on a semiconductor substrate, the silicon nitride layer is patterned and the polysilicon layer is partially etched. Then, a sidewall spacer is formed on sidewalls of the partially etched polysilicon layer and the patterned mask layer. The partially etched polysilicon layer is then fully etched, maintaining a partially etched shape at its top edge due to the sidewall spacer. The mask layer and the sidewall spacer are removed, to form a floating gate having a near-round edge shape. After full etching, the polysilicon layer may be heat-treated such that its top edge shape may become more rounded, fluent and/or stress- and/or strain-relieving.Type: GrantFiled: December 23, 2005Date of Patent: October 16, 2007Assignee: Dongbu Electronics Co., Ltd.Inventor: Chul Jin Yoon
-
Patent number: 7279385Abstract: A method of manufacturing a flash memory device is provided. Multiple stack structures each comprising a tunneling oxide layer and a first conductive layer are formed over a substrate. Thereafter, multiple embedded doping regions is formed in the substrate between the stack structures. A dielectric layer is formed over the substrate to cover the stack structures and then the dielectric layer is etched back and a portion of dielectric layer is remained on the stack structures. Using a portion of the remaining dielectric layer as a mask, a portion of the first conductive layer is removed. An inter-layer dielectric layer and a second conductive layer are sequentially formed over the first conductive layer. Because a self-aligned process is used to define the floating gate and the floating gate has a narrow-top/wide-bottom configuration, the fabrication process is simplified and the coupling ratio of the stack gate is increased.Type: GrantFiled: December 20, 2004Date of Patent: October 9, 2007Assignee: Macronix International Co., Ltd.Inventors: Erh-Kun Lai, Hang-Ting Lue, Yen-Hao Shih, Chia-Hua Ho
-
Patent number: 7189618Abstract: Disclosed are a semiconductor device and a method of manufacturing the same. According to the present invention, the transistor of the semiconductor device comprises a stack type gate in which a tunnel oxide film, a floating gate, a dielectric film and a control gate are sequentially stacked on a semiconductor substrate, a gate oxide film that is formed on the semiconductor substrate below the floating gate with respect to the tunnel oxide film, wherein the gate oxide film is formed along the boundary of some of the bottom and side of the floating gate, and floating nitride films that are buried at gaps between the gate oxide film formed on the semiconductor substrate and the gate oxide film formed along the boundary of some of the bottom and side of the floating gate, wherein the floating nitride films serve as a trap center of a hot charge and store 1 bit charge. The transistor of the semiconductor device can operate as a 2-bit or 3-bit cell transistor.Type: GrantFiled: December 9, 2004Date of Patent: March 13, 2007Assignee: Hynix Semiconductor Inc.Inventor: Sang Don Lee
-
Patent number: 7183143Abstract: A method for forming a nitrided tunnel oxide layer is described. A silicon oxide layer as a tunnel oxide layer is formed on a semiconductor substrate, and a plasma nitridation process is performed to implant nitrogen atoms into the silicon oxide layer. A thermal drive-in process is then performed to diffuse the implanted nitrogen atoms across the silicon oxide layer.Type: GrantFiled: October 27, 2003Date of Patent: February 27, 2007Assignee: Macronix International Co., Ltd.Inventor: Tzu-Yu Wang
-
Patent number: 7183158Abstract: A method of fabricating a nonvolatile memory is provided. The method includes forming a bottom dielectric layer, a charge trapping layer, a top dielectric layer and a conductive layer on the substrate sequentially. Portions of conductive layer, top dielectric layer, charge trapping layer and bottom dielectric layer are removed to form several trenches. An insulation layer is formed in the trenches to form a plurality of isolation structures. A plurality of word lines are formed on the conductive layer and the isolation structures. By using the word lines as a mask, portions of bottom dielectric layer, charge trapping layer, top dielectric layer, conductive layer and isolation structures are removed to form a plurality of devices. The bottom oxide layer has different thickness on the substrate so that these devices can be provided with different performance. These devices serve as memory cells with different character or devices in periphery region.Type: GrantFiled: June 8, 2005Date of Patent: February 27, 2007Assignee: Powerchip Semiconductor Corp.Inventors: Chien-Lung Chu, Jen-Chi Chuang
-
Patent number: 7179709Abstract: in methods of fabricating a non-volatile memory device having a local silicon-oxide-nitride-oxide-silicon (SONOS) gate structure, a semiconductor substrate having a cell transistor area, a high voltage transistor area, and a low voltage transistor area, is prepared. At least one memory storage pattern defining a cell gate insulating area on the semiconductor substrate within the cell transistor area is formed. An oxidation barrier layer is formed on the semiconductor substrate within the cell gate insulating area. A lower gate insulating layer is formed on the semiconductor substrate within the high voltage transistor area. A conformal upper insulating layer is formed on the memory storage pattern, the oxidation barrier layer, and the lower gate insulating layer. A low voltage gate insulating layer having a thickness which is less than a combined thickness of the upper insulating layer and the lower gate insulating layer is formed on the semiconductor substrate within the low voltage transistor area.Type: GrantFiled: June 7, 2005Date of Patent: February 20, 2007Assignee: Samsung Electronics, Co., Ltd.Inventors: Sang-Su Kim, Geum-Jong Bae, In-Wook Cho, Jin-Hee Kim
-
Patent number: 7169667Abstract: In a memory cell (110) having multiple floating gates (160), the select gate (140) is formed before the floating gates. In some embodiments, the memory cell also has control gates (170) formed after the select gate. Substrate isolation regions (220) are formed in a semiconductor substrate (120). The substrate isolation regions protrude above the substrate. Then select gate lines (140) are formed. Then a floating gate layer (160) is deposited. The floating gate layer is etched until the substrate isolation regions are exposed. A dielectric (164) is formed over the floating gate layer, and a control gate layer (170) is deposited. The control gate layer protrudes upward over each select gate line. These the control gates and the floating gates are defined independently of photolithographic alignment. In another aspect, a nonvolatile memory cell has at least two conductive floating gates (160).Type: GrantFiled: July 30, 2003Date of Patent: January 30, 2007Assignee: ProMOS Technologies Inc.Inventor: Yi Ding
-
Patent number: 7160775Abstract: In one embodiment, a method for discharging a semiconductor device includes providing a semiconductor substrate, forming a hole blocking dielectric layer over the semiconductor substrate, forming nanoclusters over the hole blocking dielectric layer, forming a charge trapping layer over the nanoclusters, and applying an electric field to the nanoclusters to discharge the semiconductor device. Applying the electric field may occur while applying ultraviolet (UV) light. In one embodiment, the hole blocking dielectric layer comprises forming the hole blocking dielectric layer having a thickness greater than approximately 50 Angstroms.Type: GrantFiled: August 6, 2004Date of Patent: January 9, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Erwin J. Prinz, Ramachandran Muralidhar, Rajesh A. Rao, Michael A. Sadd, Robert F. Steimle, Craig T. Swift, Bruce E. White
-
Patent number: 7157334Abstract: A method of manufacturing a flash memory device, including the steps of forming a floating gate electrode that is a doped polysilicon film on a semiconductor substrate, forming a polysilicon layer in the pattern of HSG on the doped polysilicon film, conducting a nitrifying process after forming the HSG polysilicon layer, forming an Al2O3 film on the resultant structure treated by the nitrifying process, and forming a control gate electrode on the Al2O3 film.Type: GrantFiled: June 6, 2005Date of Patent: January 2, 2007Assignee: Hynix Semiconductor Inc.Inventor: Kwang Chul Joo
-
Patent number: 7125770Abstract: The present invention relates to a gate structure of a flash memory cell and method of forming the same, and method of forming a dielectric film.Type: GrantFiled: March 13, 2006Date of Patent: October 24, 2006Assignee: Hynix Semiconductor Inc.Inventor: Sung Hoon Lee
-
Patent number: 7118967Abstract: A method of protecting a charge trapping dielectric flash memory cell from UV-induced charging, including fabricating a charge trapping dielectric flash memory cell including a charge trapping dielectric charge storage layer in a semiconductor device; and during processing steps subsequent to formation of the charge trapping dielectric charge storage layer, protecting the charge trapping dielectric flash memory cell from exposure to a level of UV radiation sufficient to deposit a non-erasable charge in the charge trapping dielectric flash memory cell. In one embodiment, the step of protecting is carried out by selecting processes in BEOL fabrication which do not include use, generation or exposure of the semiconductor device to a level of UV radiation sufficient to deposit the non-erasable charge.Type: GrantFiled: February 19, 2003Date of Patent: October 10, 2006Assignee: Spansion, LLCInventors: Minh V. Ngo, Ning Cheng, Jeff P. Erhardt, Clarence B. Ferguson, Cyrus Tabery, John Caffall, Tyagamohan Gottipati, Dawn Hopper
-
Patent number: 7118969Abstract: A method of manufacturing a floating gate provides an enhancement for the efficiencies of electron charge and injection. First, a conductive pattern, constituting the floating gate is formed on a substrate. A first insulation layer is formed on a sidewall of the conductive pattern, and then a second insulation layer is formed at an upper portion of the conductive pattern in ways that increase the sharpness of an edge portion where the sidewall and upper portions of the conductive pattern meet. Therefore, electron transference from the floating ate to a control gate is facilitated.Type: GrantFiled: February 27, 2004Date of Patent: October 10, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Kuk Chung, Chang-Rok Moon
-
Patent number: 7101760Abstract: A layer of nanocrystals for use in making EEPROMs is made by creating a matrix of silicon seeds in annealed silicon oxide atop a thin silicon dioxide layer. Then nanocrystals are grown on the seeds by vapor deposition of silane in a reactor until a time before agglomeration occurs as silicon atoms crystallize on the silicon seeds to form a layer of non-contacting nanocrystals. A protective insulative layer is then deposited over the nanocrystal layer.Type: GrantFiled: March 31, 2005Date of Patent: September 5, 2006Assignee: Atmel CorporationInventor: Bohumil Lojek
-
Patent number: 7101756Abstract: Structures and methods for making a semiconductor structure are discussed. The semiconductor structure includes a rough surface having protrusions formed from an undoped silicon film. If the semiconductor structure is a capacitor, the protrusions help to increase the capacitance of the capacitor. The semiconductor structure also includes a relatively smooth surface abutting the rough surface, wherein the relatively smooth surface is formed from a polycrystalline material.Type: GrantFiled: February 18, 2004Date of Patent: September 5, 2006Assignee: Micron Technology, Inc.Inventors: Randhir P. S. Thakur, Garry A. Mercaldi, Michael Nuttall, Shenlin Chen, Er-Xuan Ping
-
Patent number: 7091550Abstract: A non-volatile memory device and method of manufacturing the same is provided. A substrate is provided and then a trench is formed in the substrate. Thereafter, a bottom oxide layer, a charge-trapping layer and a top oxide layer are sequentially formed over the substrate and the surface of the trench. A conductive layer is formed over the top oxide layer filling the trench. The conductive layer is patterned to form a gate over the trench. The top oxide layer, the charge-trapping layer and the bottom oxide layer outside the gate are removed. A source/drain doping process is carried out. Because the non-volatile memory device is manufactured within the trench, storage efficiency of the device is improved through an increase in the coupling ratio. Furthermore, more charges can be stored by increasing the depth of the trench.Type: GrantFiled: January 6, 2004Date of Patent: August 15, 2006Assignee: Powerchip Semiconductor Corp.Inventors: Hann-Jye Hsu, Ko-Hsing Chang
-
Patent number: 7074676Abstract: A memory film operable at a low voltage and a method of manufacturing the memory film; the method, comprising the steps of forming a first insulation film (112) on a semiconductor substrate (111) forming a first electrode, forming a first conductor film (113) on the first insulation film (112), forming a second insulation film (112B) on the surface of the first conductor film (113), forming a third insulation film containing conductor particulates (114, 115) on the second insulation film (112B), and forming a second conductor film forming a second electrode on the third insulation film.Type: GrantFiled: February 13, 2002Date of Patent: July 11, 2006Assignees: Sharp Kabushiki KaishaInventors: Hiroshi Iwata, Akihide Shibata, Nobutoshi Arai, Takayuki Ogura, Kouichirou Adachi, Seizo Kakimoto, Yukio Yasuda, Shigeaki Zaima, Akira Sakai
-
Patent number: 7053442Abstract: A nonvolatile semiconductor memory device having a small layout area includes a memory cell array in which a plurality of memory cells are arranged in a row direction and a column direction. The memory cell array includes source line diffusion layers, each of the source line diffusion layers extending along the row direction and connecting in common with the memory cells arranged in the row direction, bitline diffusion layers, element isolation regions which separate each of the bitline diffusion layers, and word gate common connection sections. Each of the memory cells includes a word gate and a select gate. One of the bitline diffusion layers is formed between two word gates adjacent in the column direction Y. Each of the word gate common connection sections is connected with the two word gates above one of the element isolation regions.Type: GrantFiled: February 23, 2004Date of Patent: May 30, 2006Assignee: Seiko Epson CorporationInventor: Kimihiro Maemura
-
Patent number: 7045424Abstract: There is provided a method of fabricating a local SONOS type gate structure and a method of fabricating a nonvolatile memory cell having the same. The method includes forming a gate dielectric layer on a semiconductor substrate. A gate pattern, including a gate electrode and a hard mask layer pattern which are sequentially stacked, is formed on the gate dielectric layer. Then, a recess is formed on the boundary of the gate pattern and the gate dielectric layer. The recess is formed on one side wall of the gate pattern, and is prevented from forming on the other side wall of the gate pattern. A tunnel layer and a trapping dielectric layer are sequentially formed on substantially the entire surface of the semiconductor substrate having the recess formed thereon to fill the recess. At least a portion of the trapping dielectric layer is formed inside the recess.Type: GrantFiled: July 30, 2004Date of Patent: May 16, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Ki-Chul Kim, Jin-Hee Kim, Sung-Ho Kim, Geum-Jong Bae
-
Patent number: 7022573Abstract: A stacked gate vertical flash memory and a fabrication method thereof. The stacked gate vertical flash memory comprises a semiconductor substrate with a trench, a source conducting layer formed on the bottom of the trench, an insulating layer formed on the source conducting layer, a gate dielectric layer formed on a sidewall of the trench, a conducting spacer covering the gate dielectric layer as a floating gate, an inter-gate dielectric layer covering the conducting spacer, and a control gate conducting layer filled in the trench.Type: GrantFiled: July 2, 2004Date of Patent: April 4, 2006Assignee: Nanya Technology CorporationInventors: Ching-Nan Hsiao, Ying-Cheng Chuang, Chi-Hui Lin
-
Patent number: 7005338Abstract: A floating gate (110) of a nonvolatile memory cell is formed in a trench (114) in a semiconductor substrate (220). A dielectric (128) covers the surface of the trench. The wordline (140) has a portion overlying the trench. The cell's floating gate transistor has a first source/drain region (226), a channel region (224), and a second source/drain region (130). The dielectric (128) is stronger against leakage near at least a portion of the first source/drain region (122) than near at least a portion of the channel region. The stronger portion (128.1) of the additional dielectric improves data retention without increasing the programming and erase times if the programming and erase operations do not rely on a current through the stronger portion. Additional dielectric (210) has a portion located below the top surface of the substrate between the trench and a top part of the second source/drain region (130). The second source/drain region has a part located below the additional dielectric and meeting the trench.Type: GrantFiled: September 19, 2002Date of Patent: February 28, 2006Assignee: ProMOS Technologies Inc.Inventors: Yi Ding, Vei-Han Chan
-
Patent number: 7005699Abstract: A NAND flash memory cell row includes first and second stacked gate structures, control and floating gates, intergate dielectric layer, tunnel oxide layer, doping regions and source/drain regions. The first stacked gate structures has an erase gate dielectric layer, an erase gate and a first cap layer. The second stacked gate structure has a select gate dielectric layer, a select gate and a second cap layer. The control gate is between each of the first stacked gate structures, and between each of the second stacked gate structures and adjacent first stacked gate structure. The floating gate is between the control gate and substrate. The inter-gate dielectric layer is between the control and floating gates. The tunnel oxide is between the floating gate and substrate. The doping regions are under the first stacked gate structure, and the source/drain regions are in the exposed substrate.Type: GrantFiled: January 15, 2004Date of Patent: February 28, 2006Assignee: Powerchip Semiconductor Corp.Inventors: Shih-Chang Chen, Cheng-Yuan Hsu, Chih-Wei Hung
-
Patent number: 6969653Abstract: Example methods of manufacturing an AND-type flash memory device are disclosed.Type: GrantFiled: December 30, 2003Date of Patent: November 29, 2005Assignee: DongbuAnam Semiconductor, Inc.Inventor: Seung Hee Jwa
-
Patent number: 6964902Abstract: Nanoclusters are blanket deposited on an integrated circuit and then removed from regions where the nanoclusters are not desired. A sacrificial layer is formed in those regions where the nanoclusters are not desired prior to the blanket deposition. The nanoclusters and the sacrificial layer are then removed. In one form, the sacrificial layer includes a deposited nitride containing or oxide containing layer. Alternatively, the sacrificial layer includes at least one of a pad oxide or a pad nitride layer previously used to form isolation regions in the substrate. Nanocluster devices and non-nanocluster devices may then be integrated onto the same integrated circuit. The use of a sacrificial layer protects underlying layers thereby preventing the degradation of performance of the subsequently formed non-nanocluster devices.Type: GrantFiled: February 26, 2004Date of Patent: November 15, 2005Assignee: Freescale Semiconductor, Inc.Inventors: Robert F. Steimle, Jane A. Yater, Gowrishankar L. Chindalore, Craig T. Swift, Steven G. H. Anderson, Ramachandran Muralidhar
-
Patent number: 6958269Abstract: A method for manufacturing a memory device includes forming an oxide layer adjacent a substrate. A floating gate layer is formed and disposed outwardly from the oxide layer. A dielectric layer is formed, such that it is disposed outwardly from the floating gate layer. Then, a conductive material layer is formed and disposed outwardly from the dielectric layer, wherein the conductive material layer forms a control gate that is substantially isolated from the floating gate layer by the dielectric layer.Type: GrantFiled: June 24, 2002Date of Patent: October 25, 2005Assignee: Texas Instruments IncorporatedInventors: Josef Czeslaw Mitros, Imran Khan, Lily Springer
-
Patent number: 6936884Abstract: A nonvolatile silicon/oxide/nitride/silicon/nitride/oxide/silicon (SONSNOS) structure memory device includes a first insulating layer and a second insulating layer stacked on a channel of a substrate, a first dielectric layer and a second dielectric layer formed on the first insulating layer and under the second insulating layer, respectively, and a group IV semiconductor layer, silicon quantum dots, or metal quantum dots interposed between the first dielectric layer and the second dielectric layer. The provided SONSNOS structure memory device improves a programming rate and the capacity of the memory.Type: GrantFiled: October 14, 2003Date of Patent: August 30, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Soo-doo Chae, Ju-hyung Kim, Chung-woo Kim, Hee-soon Chae, Won-il Ryu
-
Patent number: 6927435Abstract: A semiconductor device comprising a semiconductor substrate, gate insulators formed on the substrate, and gate electrodes formed on the gate insulators, the gate insulators which are mainly composed of a material selected from titanium oxide, zirconium oxide and hafnium oxide, and in which compressive strain is produced and equipped with MOS transistors, can suppress leakage current flowing through the gate insulators and has high reliability.Type: GrantFiled: January 14, 2002Date of Patent: August 9, 2005Assignee: Renesas Technology Corp.Inventors: Hiroshi Moriya, Tomio Iwasaki, Hideo Miura, Shuji Ikeda
-
Patent number: 6919247Abstract: A method of fabricating a floating gate for a semiconductor device is disclosed and provided. According to this method, an undoped polycrystalline silicon layer is deposited on a tunnel oxide layer. The undoped polycrystalline silicon layer has a first thickness. Moreover, a doped polycrystalline silicon layer is deposited on the undoped polycrystalline silicon layer. The doped polycrystalline silicon layer has a second thickness. The undoped polycrystalline silicon layer and the doped polycrystalline silicon layer form the floating gate having a third thickness. In an embodiment, the semiconductor device is a flash memory device.Type: GrantFiled: September 4, 2003Date of Patent: July 19, 2005Assignee: Advanced Micro DevicesInventors: Yider Wu, Kuo-Tung Chang
-
Patent number: 6916707Abstract: The present invention provides methods of fabricating floating gate transistors. One method includes forming laterally spaced source and drain regions to define a channel therebetween, forming a first floating gate portion above the channel region, the first floating gate portion extending in a general horizontal direction, forming spacers over the first floating gate portion to define an exposed region on the first floating gate portion, forming a contact coupled to the first floating gate portion at the exposed region, the contact extending vertically above the first portion, forming a second floating gate portion coupled to the contact, the second floating gate portion extending in a general vertical direction, and forming a control gate adjacent to the second portion.Type: GrantFiled: December 4, 2003Date of Patent: July 12, 2005Assignee: Micron Technology, Inc.Inventor: Paul Rudeck
-
Patent number: 6905928Abstract: When polycrystalline silicon germanium film is used for gate electrodes in a MOS transistor apparatus, there have been problems of reduced reliability in the gate insulating film, due to stress in the silicon germanium grains. Therefore, a polysilicon germanium film is formed, after forming silicon fine particles of particle size 10 nm or less on an oxide film. As a result, it is possible to achieve a high-speed MOS transistor apparatus using an ultra-thin oxide film having a film thickness of 1.5 nm or less, wherein the Ge concentration of the polycrystalline silicon germanium at its interface with the oxide film is uniform, thereby reducing the stress in the film, and improving the reliability of the gate electrode.Type: GrantFiled: May 9, 2002Date of Patent: June 14, 2005Assignee: Hitachi, Ltd.Inventors: Naoki Kanda, Arito Ogawa, Eisuke Nishitani, Miwako Nakahara, Tadanori Yoshida, Kiyoshi Ogata
-
Patent number: 6897517Abstract: A memory is described having a semiconductor substrate of a first conductivity type, a first and a second junction region of a second conductivity type, whereby said first and said second junction region are part of respectively a first and a second bitline. A select gate is provided which is part of a wordline running perpendicular to said first and said second bitline. Read, write and erase functions for each cell make use of only two polysilicon layers which simplifies manufacture and each memory cell has at least two locations for storing a charge representing at least one bit.Type: GrantFiled: June 24, 2003Date of Patent: May 24, 2005Assignees: Interuniversitair Microelektronica Centrum (IMEC), Infineon AGInventors: Jan Van Houdt, Luc Haspeslagh
-
Patent number: 6893922Abstract: A non-volatile memory device and a manufacturing method thereof are disclosed. The non-volatile memory device includes a gate insulating film formed on a semiconductor substrate, a floating gate formed on the gate insulating film, a dielectric film comprising a (TaO)1?x(TiO)xN film on the floating gate, and a control gate formed on the dielectric film. Thus, large charge capacitance values can be obtained compared to a similarly sized device using an ONO or Ta2O5 thin film dielectric while simultaneously simplifying the manufacturing process.Type: GrantFiled: April 15, 2002Date of Patent: May 17, 2005Assignee: Hyundai Electronics Industries Co., Ltd.Inventors: Kwang Chul Joo, Kee Jeung Lee
-
Patent number: 6887755Abstract: The invention encompasses a method of forming a rugged silicone-containing surface. A layer comprising amorphous silicon is provided within a reaction chamber at a first temperature. The temperature is increased to a second temperature at least 40° C. higher than the first temperature while flowing at least one hydrogen isotope into the chamber. After the temperature reaches the second temperature, the layer is seeded with seed crystals. The seeded layer is then annealed to form a rugged silicon-containing surface. The rugged silicon-containing surface can be incorporated into a capacitor construction. The capacitor construction can be incorporated into a DRAM cell, and the DRAM cell can be utilized in an electronic system.Type: GrantFiled: September 5, 2003Date of Patent: May 3, 2005Assignee: Micron Technology, Inc.Inventors: Guy T. Blalock, Lyle D. Breiner
-
Patent number: RE40275Abstract: A method for producing a memory cell includes masking a desired polysilicon structure with an oxidation-inhibiting layer, preferably a nitride layer. The polysilicon above source/drain regions and field regions is then converted into silicon dioxide. At the same time, filling with silicon dioxide is effected between adjacent polysilicon paths. The field oxide thickness is increased by the conversion of polysilicon in the field regions as well. A second polysilicon layer is applied over a field region, with inclusion of the oxidation-inhibiting layer present there. One electrode of a capacitor is produced therefrom through the use of marking and etching, with the first polysilicon situated under the oxidation-inhibiting layer forming another electrode and the oxidation-inhibiting layer forming a dielectric. The structure provides a less complex masking and etching technique as well as improved reliability of the components.Type: GrantFiled: November 29, 2004Date of Patent: April 29, 2008Assignee: Infineon Technologies AGInventor: Gunther Plasa