Resistor Patents (Class 438/382)
-
Patent number: 8723157Abstract: A non-volatile semiconductor storage device includes memory cells, each of which is arranged at an intersection between a first wiring and a second wiring intersecting each other. Each of the memory cells includes: a first electrode layer; a plurality of variable resistance layers laminated on the first electrode layer and functioning as variable resistance elements; a second electrode layer formed between the variable resistance layers; and a third electrode layer formed on the top one of the variable resistance layers. Each of the variable resistance layers is composed of a material containing carbon.Type: GrantFiled: September 18, 2013Date of Patent: May 13, 2014Assignee: Kabushiki Kaisha ToshibaInventors: Kazuhiko Yamamoto, Yasuyuki Baba, Takuya Konno
-
Publication number: 20140127876Abstract: A method of forming a memory device. The method provides a semiconductor substrate having a surface region. A first dielectric layer is formed overlying the surface region of the semiconductor substrate. A bottom wiring structure is formed overlying the first dielectric layer and a second dielectric material is formed overlying the top wiring structure. A bottom metal barrier material is formed to provide a metal-to-metal contact with the bottom wiring structure. The method forms a pillar structure by patterning and etching a material stack including the bottom metal barrier material, a contact material, a switching material, a conductive material, and a top barrier material. The pillar structure maintains a metal-to-metal contact with the bottom wiring structure regardless of the alignment of the pillar structure with the bottom wiring structure during etching. A top wiring structure is formed overlying the pillar structure at an angle to the bottom wiring structure.Type: ApplicationFiled: August 27, 2013Publication date: May 8, 2014Applicant: Crossbar, Inc.Inventor: Scott Brad HERNER
-
Publication number: 20140124729Abstract: Provided are 3D non-volatile memory devices and methods of fabricating the same. A 3D non-volatile memory device according to an embodiment of the present invention includes a plurality of conductive lines, which are separated from one another in parallel; a plurality of conductive planes, which extend across the plurality of conductive lines and are separated from one another in parallel; and non-volatile data storage layer patterns, which are respectively arranged at regions of intersection at which the plurality of conductive lines and the plurality of conductive planes cross each others.Type: ApplicationFiled: June 11, 2012Publication date: May 8, 2014Applicant: SEOUL NATIONAL UNIVERSITY R&DB FOUNDATIONInventors: Cheol Seong Hwang, Jun Yeong Seok
-
Publication number: 20140124725Abstract: Provided are semiconductor devices, such as resistive random access memory (ReRAM) cells, that include current limiting layers formed from doped metal oxides and/or nitrides. These current limiting layers may have resistivities of at least about 1 Ohm-cm. This resistivity level is maintained even when the layers are subjected to strong electrical fields and/or high temperature annealing. In some embodiments, the breakdown voltage of a current limiting layer may be at least about 8V. Some examples of such current limiting layers include titanium oxide doped with niobium, tin oxide doped with antimony, and zinc oxide doped with aluminum. Dopants and base materials may be deposited as separate sub-layers and then redistributed by annealing or may be co-deposited using reactive sputtering or co-sputtering. The high resistivity of the layers allows scaling down the size of the semiconductor devices including these layer while maintaining their performance.Type: ApplicationFiled: November 8, 2012Publication date: May 8, 2014Applicant: INTERMOLECULAR, INC.Inventors: David Chi, Vidyut Gopal, Minh Huu Le, Minh Anh Nguyen, Dipankar Pramanik, Milind Weling
-
Patent number: 8716099Abstract: A phase-change memory element with side-wall contacts is disclosed, which has a bottom electrode. A non-metallic layer is formed on the electrode, exposing the periphery of the top surface of the electrode. A first electrical contact is on the non-metallic layer to connect the electrode. A dielectric layer is on and covering the first electrical contact. A second electrical contact is on the dielectric layer. An opening is to pass through the second electrical contact, the dielectric layer, and the first electrical contact and preferably separated from the electrode by the non-metallic layer. A phase-change material is to occupy one portion of the opening, wherein the first and second electrical contacts interface the phase-change material at the side-walls of the phase-change material. A second non-metallic layer may be formed on the second electrical contact. A top electrode contacts the top surface of the outstanding terminal of the second electrical contact.Type: GrantFiled: March 12, 2013Date of Patent: May 6, 2014Assignee: Higgs Opl. Capital LLCInventor: Frederick T. Chen
-
Publication number: 20140117301Abstract: A device is disclosed. The device includes a top electrode, a bottom electrode and a storage element between the top and bottom electrodes. The storage element includes a heat generating element disposed on the bottom electrode, a phase change element wrapping around an upper portion of the heat generating element, and a dielectric liner sandwiched between the phase change element and the heat generating element.Type: ApplicationFiled: October 30, 2012Publication date: May 1, 2014Applicant: GLOBALFOUNDRIES SINGAPORE PTE. LTD.Inventors: Khee Yong LIM, Zufa ZHANG
-
Publication number: 20140120685Abstract: A semiconductor device and method of forming a semiconductor device is disclosed. The method includes forming a first ion-implanted layer having an amorphous state in a substrate; forming an impurity region of a first conductive type in the substrate; forming a semiconductor pattern on the substrate; forming a first doped region of the first conductive type in the semiconductor pattern; and forming a second doped region of a second conductive type contrary to the first conductive type in the semiconductor pattern. The first ion-implanted layer is formed by implanting carbons ions or germanium ions in the substrate.Type: ApplicationFiled: March 8, 2013Publication date: May 1, 2014Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seong Hoon JEONG, Yoongoo KANG, Ho-Kyun AN, KONGSOO LEE, JAEJONG HAN
-
Publication number: 20140119110Abstract: An integrated circuit phase change memory can be pre-coded by inducing a first resistance state in some cells and the memory, and a second resistance state and some other cells in the memory to represent a data set. The integrated circuit phase change memory is mounted on a substrate after coding the data set. After mounting the integrated circuit phase change memory, the data set is read by sensing the first and second resistance states, and changing cells in the first resistance state to a third resistance state and changing cells in the second resistance state to a fourth resistance state. The first and second resistance states maintain a sensing margin after solder bonding or other thermal cycling process. The third and fourth resistance states are characterized by the ability to cause a transition using higher speed and lower power, suitable for a mission function of a circuit.Type: ApplicationFiled: January 6, 2014Publication date: May 1, 2014Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: HSIANG-LAN LUNG, MING-HSIU LEE, YEN-HAO SHIH, TIEN-YEN WANG, CHAO-I WU
-
Publication number: 20140117298Abstract: A resistive memory device is disclosed. The memory device comprises one or mo re metal oxide layers. An oxygen vacancy or ion concentrations of the one or more metal oxide layer is controlled in the formation and the operation of the memory device to provide robust memory operation.Type: ApplicationFiled: March 15, 2013Publication date: May 1, 2014Applicant: 4DS, Inc.Inventors: Dongmin Chen, Lee Cleveland, Seshubabu Desu, Kurt Pfluger, Jean Yang-Scharlotta
-
Publication number: 20140117305Abstract: A non-volatile memory element including a first electrode; a second electrode; and a variable resistance layer. The variable resistance layer including, when a first metal is M and a second metal is N, a third metal oxide layer NOz; a second metal oxide layer NOy; and a first metal oxide layer MOx such that the third, second and first metal oxide layers are stacked in this order; wherein when an oxygen content atomic percentage of an oxide of the first metal M in a stoichiometric state is A, an oxygen content atomic percentage of an oxide of the second metal N in a stoichiometric state is B, an oxygen content atomic percentage of MOx is C, an oxygen content atomic percentage of NOy is D, and an oxygen content atomic percentage of NOz is E, (D/B)<(C/A), (E/B)<(C/A) and y<z are satisfied.Type: ApplicationFiled: September 26, 2013Publication date: May 1, 2014Applicant: PANASONIC CORPORATIONInventors: Ryutaro YASUHARA, Takeki NINOMIYA, Takeshi TAKAGI
-
Publication number: 20140120686Abstract: A method of forming a nonvolatile memory cell includes forming a first electrode and a second electrode of the memory cell. Sacrificial material is provided between the first second electrodes. The sacrificial material is exchanged with programmable material. The sacrificial material may additionally be exchanged with select device material.Type: ApplicationFiled: January 7, 2014Publication date: May 1, 2014Applicant: Micron Technology, Inc.Inventors: Scott E. Sills, Gurtej S. Sandhu
-
Publication number: 20140117300Abstract: A memory element and method of forming the same. The memory element includes a first electrode within a via in a first dielectric material. An insulating material element is positioned over and in contact with the first electrode. A phase change material is positioned over the first electrode and in contact with sidewalls of the insulating material element. The phase change material has a first surface in contact with a surface of the first electrode and a surface of the first dielectric material. A second electrode is in contact with a second surface of the phase change material, which is opposite to the first surface.Type: ApplicationFiled: January 7, 2014Publication date: May 1, 2014Applicant: MICRON TECHNOLOGY, INC.Inventor: Jun Liu
-
Patent number: 8710478Abstract: Provided is a resistance change type nonvolatile semiconductor storage device including a diode capable of passing therethrough a sufficient current to a resistance changing operation even when the memory cell is miniaturized. A nonvolatile semiconductor storage device has first wires extending in X direction, second wires extending in Y direction, and memory cells disposed at intersection points of the first wires and the second wires. The memory cell includes a diode disposed over the first wire, and coupled to the first wire at one end, and a resistance change part disposed over the diode, and series-coupled to the diode at one end, and coupled to the second wire at the other end, and storing information through changes in resistance value. The diode includes a first conductivity type first semiconductor layer, and a second conductivity type second semiconductor layer extending into the inside of the first semiconductor layer.Type: GrantFiled: May 17, 2012Date of Patent: April 29, 2014Assignee: Renesas Electronics CorporationInventor: Yukihiro Sakotsubo
-
Patent number: 8710483Abstract: A memristive junction (400) can comprise a first electrode (102) and second electrode (104), with a memristive region (106) situated between them. The memristive region is configured to switch between two activation states via a switching voltage (118) applied between the electrodes. The activation state can be ascertained by application of a reading voltage between the first electrode and second electrode. The junction further comprises a rectifier region situated at an interface (420) between the first electrode and the memristive region, and comprising a layer (402) of temperature-responsive transition material that is substantially conductive at the switching voltage and substantially resistive at the reading voltage.Type: GrantFiled: July 10, 2009Date of Patent: April 29, 2014Assignee: Hewlett-Packard Development Company, L.P.Inventors: Jianhua Yang, John Paul Strachan, Matthew D. Pickett
-
Publication number: 20140113428Abstract: The present invention pertains to the technical field of semiconductor memory. More particularly, the invention relates to a method for integrating MnOz based resistive memory with copper interconnection back-end process. In the method for integrating with the process, a MnSi compound layer is firstly formed by silicifying Mn metal in the cap layer on Cu wire, a MnSixOy storage medium layer is formed by oxidizing the MnSi compound layer, and a MnSiO compound layer serves as a barrier layer for Cu wire in the copper interconnection back-end. The method has the advantage of be easily compatible with a copper interconnection back-end process at or below 45 nm process node. The MnOz based resistive memory is low in fabrication cost, high in reliability and low in power consumption.Type: ApplicationFiled: July 6, 2011Publication date: April 24, 2014Applicant: FUDAN UNIVERSITYInventors: Yinyin Lin, Xiaopeng Tian
-
Publication number: 20140111301Abstract: The resistance of a thin-film resistor is substantially increased by forming the thin-film resistor to line one or more non-conductive trenches. By lining the one or more non-conductive trenches, the overall length of the resistor is increased while still consuming approximately the same surface area as a conventional resistor.Type: ApplicationFiled: October 18, 2012Publication date: April 24, 2014Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Byron Lovell Williams, John Britton Robbins
-
Publication number: 20140110659Abstract: A method of manufacturing a nonvolatile memory device includes: forming a first electrode; forming, above the first electrode, a metal oxide material layer including a first metal oxide; forming a mask above part of the metal oxide material layer main surface; forming, in a region of the metal oxide material layer not covered by the mask, a high oxygen concentration region including a second metal oxide having a lower degree of oxygen deficiency than the first metal oxide; removing the mask; forming, above a first variable resistance layer including the high oxygen concentration region and a low oxygen concentration region that is a region of the metal oxide material layer other than the high oxygen concentration region, a second variable resistance layer including a third metal oxide having a lower degree of oxygen deficiency than the first metal oxide; and forming a second electrode above the second variable resistance layer.Type: ApplicationFiled: March 27, 2013Publication date: April 24, 2014Applicant: Panasonic CorporationInventors: Hideaki Murase, Yoshio Kawashima, Atsushi Himeno, Takumi Mikawa
-
Patent number: 8703588Abstract: A phase change material including a high adhesion phase change material formed on a dielectric material and a low adhesion phase change material formed on the high adhesion phase change material. The high adhesion phase change material includes a greater amount of at least one of nitrogen and oxygen than the low adhesion phase change material. The phase change material is produced by forming a first chalcogenide compound material including an amount of at least one of nitrogen and oxygen on the dielectric material and forming a second chalcogenide compound including a lower percentage of at least one of nitrogen and oxygen on the first chalcogenide compound material. A phase change random access memory device, and a semiconductor structure are also disclosed.Type: GrantFiled: January 11, 2012Date of Patent: April 22, 2014Assignee: Micron Technology, Inc.Inventor: Keith R. Hampton
-
Patent number: 8703573Abstract: A method of manufacturing the semiconductor device includes sequentially forming first to third mold layer patterns on a substrate and spaced apart from each other, forming a first semiconductor pattern between the first mold layer pattern and the second mold layer pattern, and a second semiconductor pattern between the second mold layer pattern and the third mold layer pattern, forming a first trench between the first mold layer pattern and the third mold layer pattern by removing a portion of the second mold layer pattern and portions of the first and second semiconductor patterns, depositing a material for a lower electrode conformally along side and bottom surfaces of the first trench, and forming first and second lower electrodes separated from each other on the first and second semiconductor patterns, respectively, by removing a portion of the material for a lower electrode positioned on the second mold layer pattern.Type: GrantFiled: March 16, 2012Date of Patent: April 22, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Gyu-Hwan Oh, Dong-Hyun Kim, Kyung-Min Chung, Dong-Hyun Im
-
Publication number: 20140103280Abstract: A nonvolatile resistive memory element has a novel variable resistance layer that is passivated with non-metallic dopant atoms, such as nitrogen, either during or after deposition of the switching layer. The presence of the non-metallic dopant atoms in the variable resistance layer enables the switching layer to operate with reduced switching current while maintaining improved data retention properties.Type: ApplicationFiled: December 18, 2013Publication date: April 17, 2014Applicant: SANDISK 3D LLCInventors: Charlene Chen, Dipankar Pramanik
-
Publication number: 20140106535Abstract: A memory device includes a lower interconnection in a semiconductor substrate, the lower interconnection being made of a material different from the semiconductor substrate, a selection element on the lower interconnection, and a memory element on the selection element.Type: ApplicationFiled: December 19, 2013Publication date: April 17, 2014Applicant: Samsung Electronics Co., Ltd.Inventors: Jaekyu LEE, Kiseok SUH, Tae Eung YOON
-
Publication number: 20140106533Abstract: Some embodiments include memory cells having programmable material between a pair of electrodes. The programmable material includes a material selected from the group consisting of a metal silicate with a ratio of metal to silicon within a range of from about 2 to about 6, and metal aluminate with a ratio of metal to aluminum within a range of from about 2 to about 6. Some embodiments include methods of forming memory cells. First electrode material is formed. Programmable material is formed over the first electrode material, with the programmable material including metal silicate and/or metal aluminate. Second electrode material is formed over the programmable material, and then an anneal is conducted at a temperature within a range of from about 300° C. to about 500° C. for a time of from about 1 minute to about 1 hour.Type: ApplicationFiled: December 12, 2013Publication date: April 17, 2014Applicant: Micron Technology, Inc.Inventors: D.V. Nirmal Ramaswamy, Murali Balakrishnan, Alessandro Torsi, Noel Rocklein
-
Publication number: 20140106534Abstract: A method of forming a memory cell includes forming one of multivalent metal oxide material or oxygen-containing dielectric material over a first conductive structure. An outer surface of the multivalent metal oxide material or the oxygen-containing dielectric material is treated with an organic base. The other of the multivalent metal oxide material or oxygen-containing dielectric material is formed over the treated outer surface. A second conductive structure is formed over the other of the multivalent metal oxide material or oxygen-containing dielectric material.Type: ApplicationFiled: December 13, 2013Publication date: April 17, 2014Applicant: Micron Technology, Inc.Inventors: D.V. Nirmal Ramaswamy, Beth R. Cook, Lei Bi, Wayne Huang, Ian C. Laboriante
-
Publication number: 20140103288Abstract: Memory arrays and associated methods of manufacturing are disclosed herein. In one embodiment, a memory array includes an access line extending along a first direction and a first contact line and a second contact line extending along a second direction different from the first direction. The first and second contact lines are generally parallel to each other. The memory array also includes a memory node that includes a first memory cell electrically connected between the access line and the first contact line to form a first circuit, and a second memory cell electrically connected between the access line and the second contact line to form a second circuit different from the first circuit.Type: ApplicationFiled: December 20, 2013Publication date: April 17, 2014Applicant: Micron Technology, Inc.Inventor: Jun Liu
-
Publication number: 20140103284Abstract: Provided are resistive random access memory (ReRAM) cells and methods of fabricating thereof. A ReRAM cell includes an embedded resistor and a resistive switching layer connected in series with this resistor. The resistor is configured to prevent over-programming of the cell by limiting electrical currents through the resistive switching layer. Unlike the resistive switching layer, which changes its resistance in order to store data, the embedded resistor maintains a substantially constant resistance during operation of the cell. The embedded resistor is formed from tantalum nitride and silicon nitride. The atomic ratio of tantalum and silicon may be specifically selected to yield resistors with desired densities and resistivities as well as ability to remain amorphous when subjected to various annealing conditions. The embedded resistor may also function as a diffusion barrier layer and prevent migration of components between one of the electrodes and the resistive switching layer.Type: ApplicationFiled: December 20, 2013Publication date: April 17, 2014Applicant: Intermolecular Inc.Inventors: Chien-Lan Hsueh, Randall J. Higuchi, Mihir Tendulkar
-
Patent number: 8698119Abstract: Embodiments of the invention generally include a method of forming a nonvolatile memory device that contains a resistive switching memory element that has improved device switching performance and lifetime, due to the addition of a current limiting component disposed therein. The electrical properties of the current limiting component are configured to lower the current flow through the variable resistance layer during the logic state programming steps by adding a fixed series resistance in the resistive switching memory element of the nonvolatile memory device. In one embodiment, the current limiting component comprises a tunnel oxide that is a current limiting material disposed within a resistive switching memory element in a nonvolatile resistive switching memory device.Type: GrantFiled: January 19, 2012Date of Patent: April 15, 2014Assignees: Sandisk 3D LLC, Kabushiki Kaisha ToshibaInventors: Mihir Tendulkar, Imran Hashim, Yun Wang
-
Patent number: 8697487Abstract: Memory devices based on tungsten-oxide memory regions are described, along with methods for manufacturing and methods for programming such devices. The tungsten-oxide memory region can be formed by oxidation of tungsten material using a non-critical mask, or even no mask at all in some embodiments. A memory device described herein includes a bottom electrode and a memory element on the bottom electrode. The memory element comprises at least one tungsten-oxygen compound and is programmable to at least two resistance states. A top electrode comprising a barrier material is on the memory element, the barrier material preventing movement of metal-ions from the top electrode into the memory element.Type: GrantFiled: May 17, 2013Date of Patent: April 15, 2014Assignee: Macronix International Co., Ltd.Inventors: ChiaHua Ho, Erh-Kun Lai
-
Publication number: 20140099768Abstract: A semiconductor device includes a substrate, a device isolation pattern and a passive circuit element. The device isolation pattern is located on the substrate, delimits an active region of the substrate, and includes a recessed portion having a bottom surface located below a plane coincident with a surface of the active region. The passive circuit element is situated in the recess so as to be disposed on the bottom surface of the recessed portion of the device isolation pattern.Type: ApplicationFiled: December 5, 2013Publication date: April 10, 2014Inventors: Sukhun Choi, Boun Yoon, Injoon Yeo, Jeongnam Han
-
Publication number: 20140097398Abstract: Memristive devices, memristors and methods for fabricating memristive devices are disclosed. In one aspect, a memristor includes a first electrode wire and a second electrode wire. The second electrode wire and the first electrode wire define an overlap area. The memristor includes an electrode extension in contact with the first electrode wire and disposed between the first and second electrode wires. At least one junction is disposed between the second electrode wire and the electrode extension. Each junction contacts a portion of the electrode extension and has a junction contact area with the second electrode wire, and the sum total junction contact area of the at least one junction is less than the overlap area.Type: ApplicationFiled: October 29, 2010Publication date: April 10, 2014Inventors: Hans S. Cho, Jianhua Yang, Janice H. Nickel
-
Publication number: 20140097395Abstract: A polymer-based device comprising a substrate; a first electrode disposed on the substrate; an active polymer layer disposed on and in contact with the first electrode; and a second electrode disposed on and in contact with the active polymer layer, wherein the first and the second electrodes are organic electrodes comprising a doped electroconductive organic polymer, the active polymer layer comprises the electroconductive organic polymer of the first and the second electrodes, and the first and the second electrodes have conductivity at least three orders of magnitude higher than the conductivity of the active polymer layer.Type: ApplicationFiled: October 8, 2013Publication date: April 10, 2014Applicant: SAUDI BASIC INDUSTRIES CORPORATIONInventors: Mohd Adnan Khan, Unnat S. Bhansali, Mahmoud N. Almadhoun, Husam N. Alshareef
-
Publication number: 20140097396Abstract: A non-volatile memory device of the present invention comprises a first electrode; a variable resistance layer formed on and above the first electrode; a second electrode formed on and above the variable resistance layer; a side wall protective layer having an insulativity and covering a side wall of the first electrode, a side wall of the variable resistance layer and a side wall of the second electrode; and an electrically-conductive layer connected to the second electrode; the non-volatile memory device including a connection layer which is provided between the second electrode and the electrically-conductive layer to connect the second electrode and the electrically-conductive layer to each other, and comprises an electrically-conductive material different from a material constituting the electrically-conductive layer; wherein the side wall protective layer extends across the second electrode to a position which is above an upper end of the second electrode and below an upper end of the connection layer sType: ApplicationFiled: September 26, 2013Publication date: April 10, 2014Applicant: PANASONIC CORPORATIONInventors: Hideaki MURASE, Yoshio KAWASHIMA, Atsushi HIMENO
-
Patent number: 8691655Abstract: A method of fabricating a semiconductor integrated circuit (IC) is disclosed. The method includes receiving a semiconductor device, patterning a first hard mask to form a first recess in a high-resistor (Hi-R) stack, removing the first hard mask, forming a second recess in the Hi-R stack, forming a second hard mask in the second recess in the Hi-R stack. A HR can then be formed in the semiconductor substrate by the second hard mask and a gate trench etch.Type: GrantFiled: May 15, 2012Date of Patent: April 8, 2014Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzu-Yen Hsieh, Ming-Ching Chang, Yuan-Sheng Huang, Ming-Chia Tai, Chao-Cheng Chen
-
Patent number: 8692223Abstract: A resistance variable memory device includes: a first electrode; a second electrode; a resistance variable layer interposed between the first electrode and the second electrode; and nano particles that are disposed in the resistance variable layer and have a lower dielectric constant than the resistance variable layer.Type: GrantFiled: August 28, 2012Date of Patent: April 8, 2014Assignee: SK Hynix Inc.Inventors: Ji-Won Moon, Moon-Sig Joo, Sung-Hoon Lee, Jung-Nam Kim
-
Patent number: 8692224Abstract: The present invention relates to the technical field of memories, and in particular to a highly-consistent resistive memory and method of fabricating the same. The resistive memory comprises: a lower electrode which is formed in a first dielectric layer by patterning; a second dielectric layer formed on the lower electrode and the first dielectric layer and provided with an opening for exposing the lower electrode to perform patterning; an edge wall formed in the opening of the second dielectric layer for covering a border area of the lower electrode and the first dielectric layer so that only the middle area of the lower electrode is partially or totally exposed; a storage medium layer formed by performing oxidization with the second dielectric layer and the edge wall as mask; and an upper electrode. The resistive memory exhibits good consistency and high reliability; moreover, unit size is mall, which is advantageous for improving storage characteristic.Type: GrantFiled: July 14, 2011Date of Patent: April 8, 2014Assignee: Fudan UniversityInventors: Yinyin Lin, Lingming Yang
-
Publication number: 20140091273Abstract: A resistive random access memory (RRAM) unit includes at least one bit line extending along a first direction, at least one word line disposed on a substrate and extending along a second direction so as to intersect the bit line, a hard mask layer on the word line to isolate the word line from the bit line, a first memory cell on a sidewall of the word line, and a second memory cell on the other sidewall of the word line.Type: ApplicationFiled: November 13, 2012Publication date: April 3, 2014Applicant: POWERCHIP TECHNOLOGY CORPORATIONInventors: Chan-Ching Lin, Chen-Hao Huang, Tzung-Bin Huang, Chun-Cheng Chen, Ching-Hua Chen
-
Publication number: 20140091274Abstract: In one embodiment, a memory device includes a first electrode layer on a substrate; a data storing layer on the first electrode layer; and a second electrode layer on the data storing layer. At least one of the first and second electrode layers may be formed of a material having a conduction band offset that varies with an applied voltage. One of the first and second electrode layers may be connected to a bit line and the other may be connected to a word line. The first electrode layer may include one of graphene and metastable oxide. The second electrode layer may include one of graphene and metastable oxide.Type: ApplicationFiled: July 15, 2013Publication date: April 3, 2014Inventors: Young-bae KIM, Kyung-min KIM, In-gyu BAEK, Seong-jun PARK
-
Publication number: 20140091271Abstract: A semiconductor structure includes a resistance variable memory structure. The semiconductor structure also includes a dielectric layer. A portion of the resistance variable memory structure is over the dielectric layer. The resistance variable memory structure includes a first electrode embedded in the dielectric layer. A resistance variable layer disposed over the first electrode and a portion of the dielectric layer. A second electrode disposed over the resistance variable layer.Type: ApplicationFiled: September 28, 2012Publication date: April 3, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventor: Kuo-Chi TU
-
Publication number: 20140091272Abstract: A semiconductor structure includes a resistance variable memory structure. The semiconductor structure also includes a conductive structure. The resistance variable memory structure is over the conductive structure. The resistance variable memory structure includes a first electrode over the conductive structure. A resistance variable layer is disposed over the first electrode. A cap layer is disposed over the resistance variable layer. The cap layer includes a first metal material. A second electrode disposed over the cap layer. The second electrode includes a second metal material different from the first metal material.Type: ApplicationFiled: September 28, 2012Publication date: April 3, 2014Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yu-Wen LIAO, Wen-Ting CHU, Chin-Chieh YANG, Kuo-Chi TU, Chih-Yang CHANG, Hsia-Wei CHEN
-
Publication number: 20140091270Abstract: Low energy memristors with engineered switching channel materials include: a first electrode; a second electrode; and a switching layer positioned between the first electrode and the second electrode, wherein the switching layer includes a first phase comprising an insulating matrix in which is dispersed a second phase comprising an electrically conducting compound material for forming a switching channel.Type: ApplicationFiled: September 28, 2012Publication date: April 3, 2014Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.Inventors: Jianhua Yang, Minxian Max Zhang, Gilberto Medeiros Ribeiro, R. Stanley Williams
-
Patent number: 8685827Abstract: A method for manufacturing a semiconductor device, comprising forming a first gate stack portion on a substrate, the first gate stack portion including a first gate oxide layer and a first polysilicon layer on the first gate oxide layer, forming a second gate stack portion on the substrate, the second gate stack portion including a second gate oxide layer and a second polysilicon layer on the second gate oxide layer, forming a resistor portion on the substrate, the resistor portion including a third gate oxide layer and a third polysilicon layer on the third gate oxide layer, covering the resistor portion with a photoresist, removing respective first portions of the first and second polysilicon layers from the first and second gate stack portions, removing the photoresist from the resistor portion, and after removing the photoresist from the resistor portion, removing respective remaining portions of the first and second polysilicon layers from the first and second gate stack portions.Type: GrantFiled: July 13, 2011Date of Patent: April 1, 2014Assignee: Samsung Electronics Co., LtdInventors: Ju Youn Kim, Jedon Kim
-
Patent number: 8685818Abstract: Forming a polysilicon embedded resistor within the shallow trench isolations separating the active area of two adjacent devices, minimizing the electrical interaction between two devices and reducing the capacitive coupling or leakage therebetween. The precision polysilicon resistor is formed independently from the formation of gate electrodes by creating a recess region within the STI region when the polysilicon resistor is embedded within the STI recess region. The polysilicon resistor is decoupled from the gate electrode, making it immune to gate electrode related processes. The method forms the polysilicon resistor following the formation of STIs but before the formation of the p-well and n-well implants. In another embodiment the resistor is formed following the formation of the STIs but after the formation of the well implants.Type: GrantFiled: June 25, 2010Date of Patent: April 1, 2014Assignee: International Business Machines CorporationInventors: Huiling Shang, Ying Li, Henry K. Utomo
-
Patent number: 8686419Abstract: A memory device in a 3-D read and write memory includes a resistance-changing layer, and a local contact resistance in series with, and local to, the resistance-changing layer. The local contact resistance is established by a junction between a semiconductor layer and a metal layer. Further, the local contact resistance has a specified level of resistance according to a doping concentration of the semiconductor and a barrier height of the junction. A method for fabricating such a memory device is also presented.Type: GrantFiled: February 17, 2011Date of Patent: April 1, 2014Assignee: SanDisk 3D LLCInventors: Franz Kreupl, Deepak C Sekar
-
Publication number: 20140084233Abstract: A method of forming a resistive switching device includes forming a wiring structure over a first dielectric and substrate, forming a junction layer over the wiring structure, forming a resistive switching layer over the junction layer, forming an active metal over the resistive switching layer, forming a tungsten layer over the active metal, forming a barrier layer over the tungsten, depositing a mask over the barrier layer, etching the barrier layer to form a hard mask, etching the junction layer, the resistive switching layer, the active metal layer, and the adhesion layer using the hard mask to form a stack of material, while the adhesion layer maintains adhesion between the barrier layer and the active metal and while side walls of the stack of material have reduced contaminants and have reduced gap regions between the barrier layer and the resistive switching layer.Type: ApplicationFiled: September 24, 2012Publication date: March 27, 2014Applicant: Crossbar, Inc.Inventor: Steven Patrick MAXWELL
-
Publication number: 20140084381Abstract: Precision resistors for non-planar semiconductor device architectures are described. In a first example, a semiconductor structure includes first and second semiconductor fins disposed above a substrate. A resistor structure is disposed above the first semiconductor fin but not above the second semiconductor fin. A transistor structure is formed from the second semiconductor fin but not from the first semiconductor fin. In a second example, a semiconductor structure includes first and second semiconductor fins disposed above a substrate. An isolation region is disposed above the substrate, between the first and second semiconductor fins, and at a height less than the first and second semiconductor fins. A resistor structure is disposed above the isolation region but not above the first and second semiconductor fins. First and second transistor structures are formed from the first and second semiconductor fins, respectively.Type: ApplicationFiled: September 24, 2012Publication date: March 27, 2014Inventors: Jeng-Ya D. Yeh, Peter J. Vandervoorn, Walid M. Hafez, Chia-Hong Jan, Curtis Tsai, Joodong Park
-
Patent number: 8680504Abstract: A method of forming a phase-change random access memory (PRAM) cell, and a structure of a phase-change random access memory (PRAM) cell are disclosed. The PRAM cell includes a bottom electrode, a heater resistor coupled to the bottom electrode, a phase change material (PCM) thrilled over and coupled to the heater resistor, and a top electrode coupled to the phase change material. The phase change material contacts a portion of a vertical surface of the heater resistor and a portion of a horizontal surface of the heater resistor to form an active region between the heater resistor and the phase change material.Type: GrantFiled: May 15, 2012Date of Patent: March 25, 2014Assignee: QUALCOMM IncorporatedInventor: Xia Li
-
Manufacturing resistors with tightened resistivity distribution in semiconductor integrated circuits
Patent number: 8679936Abstract: An anneal recipe is provided to tighten the distribution of resistance values in the manufacture of semiconductor integrated circuits. An adjusted amount of dopant is implanted to compensate for a shift in the distribution of resistance values associated with the anneal recipe. The distribution tightening can be effectuated by including an ammonia gas flow in the anneal recipe.Type: GrantFiled: May 26, 2005Date of Patent: March 25, 2014Assignee: National Semiconductor CorporationInventors: Thanas Budri, Jerald M. Rock, Randy Supczak -
Patent number: 8679934Abstract: A PCRAM cell has a gradated or layered resistivity bottom electrode with higher resistivity closer to a phase change material, to provide partial heating near the interface between the cell and the bottom electrode, preventing separation of the amorphous GST region from the bottom electrode, and reducing the programming current requirements. The bottom electrode can also be tapered to have a smaller cross-sectional area at the top of the bottom electrode than at the bottom of the bottom electrode.Type: GrantFiled: August 18, 2011Date of Patent: March 25, 2014Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Patent number: 8680618Abstract: An integrated circuit having a replacement HiK metal gate transistor and a front end SiCr resistor. The SiCr resistor replaces the conventional polysilicon resistor in front end processing and is integrated into the contact module. The first level of metal interconnect is located above the SiCr resistor. First contacts connect to source/drain regions. Second contacts electrically connect the first level of interconnect to either the SiCr resistor or the metal replacement gate.Type: GrantFiled: October 17, 2012Date of Patent: March 25, 2014Assignee: Texas Instruments IncorporatedInventor: Ebenezer Eshun
-
Publication number: 20140080279Abstract: Various embodiments include a memory device and methods of forming the same. The memory device can include an electrode coupled to one or more memory elements, to store information. The electrode may comprise a number of metals, where a first one of the metals has a Gibbs free energy for oxide formation lower than the Gibbs free energy of oxidation of a second one of the metals.Type: ApplicationFiled: November 25, 2013Publication date: March 20, 2014Applicant: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Eugene P. Marsh
-
Publication number: 20140077144Abstract: A nonvolatile memory element includes: a first electrode; a second electrode; and a variable resistance layer between the first and second electrodes. The variable resistance layer having a resistance value that reversibly changes according to an electrical signal provided between the electrodes. The variable resistance layer includes a first variable resistance layer and a second variable resistance layer. The first variable resistance layer comprises a first metal oxide. The second variable resistance layer is planar and includes a first part and a second part. The first part comprises a second metal oxide and is planar. The second part comprises an insulator and is planar. The second metal oxide has a lower oxygen deficient degree than that of the first metal oxide. The first and second parts are in contact with different parts of a main surface of the first variable resistance layer which faces the second variable resistance layer.Type: ApplicationFiled: September 11, 2013Publication date: March 20, 2014Applicant: Panasonic CorporationInventor: Shinichi YONEDA