Resistor Patents (Class 438/382)
  • Patent number: 8823137
    Abstract: A semiconductor device includes first and second wells formed side by side as impurity diffusion regions of a first conductive type in a semiconductor substrate, below an intermediate dielectric film that covers a major surface of the substrate. A conductive layer formed above the intermediate dielectric film is held at a potential. A first resistive layer is formed on the intermediate dielectric film and is electrically connected to the first well. A second resistive layer is formed on the intermediate dielectric film and is electrically connected to the second well. The first resistive layer and first well form a first resistance element. The second resistive layer and second well form a second resistance element.
    Type: Grant
    Filed: June 18, 2013
    Date of Patent: September 2, 2014
    Assignee: LAPIS Semiconductor Co., Ltd.
    Inventors: Hidekazu Kikuchi, Hisao Ohtake, Danya Sugai
  • Patent number: 8823138
    Abstract: A semiconductor structure includes a resistor. The resistor includes a semiconductor region, a dielectric layer, a first electrical connection and a second electrical connection. The dielectric layer is provided on the semiconductor region and includes a high-k material having a greater dielectric constant than silicon dioxide. The dielectric layer includes a species creating fixed charges. A first electrical connection is provided at a first end of the semiconductor region and a second electrical connection is provided at a second end of the semiconductor region.
    Type: Grant
    Filed: July 9, 2013
    Date of Patent: September 2, 2014
    Assignee: GLOBALFOUNDRIES Inc.
    Inventors: Matthias Goldbach, Martin Trentzsch
  • Publication number: 20140239246
    Abstract: According to one embodiment, a semiconductor memory device includes a plurality of first interconnects extending in a first direction, a plurality of second interconnects extending in a second direction, a plurality of stacked films respectively provided between the first interconnects and the second interconnects, each of the plurality of stacked films including a variable resistance film, a first inter-layer insulating film provided in a first region between the stacked films, and a second inter-layer insulating film provided in a second region having a wider width than the first region. The second inter-layer insulating film includes a plurality of protrusions configured to support one portion of the plurality of second interconnects on the second region. A protruding length of the protrusions is less than a stacking height of the stacked films.
    Type: Application
    Filed: July 11, 2013
    Publication date: August 28, 2014
    Inventor: Kotaro NODA
  • Publication number: 20140239445
    Abstract: A semiconductor device has a resistor area and wiring area selectively disposed on a semiconductor substrate. In this semiconductor device, a second interlayer insulating film is formed above the semiconductor substrate, and a thin-film resistor is disposed on the second interlayer insulating film in the resistor area. Vias that contact the thin-film resistor from below are formed in the second interlayer insulating film. A wiring line is disposed on the second interlayer insulating film in the wiring area. A dummy wiring line that covers the thin-film resistor from above is disposed in a third wiring layer that is in the same layer as the wiring line, and an insulating film is interposed between the thin-film resistor and the dummy wiring line.
    Type: Application
    Filed: February 14, 2014
    Publication date: August 28, 2014
    Applicant: ROHM CO., LTD.
    Inventors: lsamu Nishimura, Michihiko Mifuji, Kazumasa Nishio
  • Patent number: 8816314
    Abstract: A memory element can include an opening formed within at least one insulating layer formed on an etch stop layer that exposes a first electrode portion and the etch stop layer at a bottom of the opening; a second electrode portion, formed on at least a side surface of the opening and in contact with the first electrode portion, the second electrode portion not filling the opening and being substantially not formed over a top surface of the at least one insulating layer; and at least one memory layer formed on a top surface of the at least one insulating layer and in contact with the second electrode portion, the at least one memory layer being reversibly programmable between at least two impedance states. Methods of forming such memory elements are also disclosed.
    Type: Grant
    Filed: May 12, 2012
    Date of Patent: August 26, 2014
    Assignee: Adesto Technologies Corporation
    Inventor: Chakravarthy Gopalan
  • Patent number: 8816473
    Abstract: A semiconductor structure providing a precision resistive element and method of fabrication is disclosed. Polysilicon is embedded in a silicon substrate. The polysilicon may be doped to control the resistance. Embodiments may include resistors, eFuses, and silicon-on-insulator structures. Some embodiments may include non-rectangular cross sections.
    Type: Grant
    Filed: April 5, 2012
    Date of Patent: August 26, 2014
    Assignee: International Business Machines Corporation
    Inventors: Arvind Kumar, Anthony I-Chih Chou, Renee T. Mo, Shreesh Narasimha
  • Patent number: 8816316
    Abstract: Vertical transistor phase change memory and methods of processing phase change memory are described herein. One or more methods include forming a dielectric on at least a portion of a vertical transistor, forming an electrode on the dielectric, and forming a vertical strip of phase change material on a portion of a side of the electrode and on a portion of a side of the dielectric extending along the electrode and the dielectric into contact with the vertical transistor.
    Type: Grant
    Filed: June 12, 2012
    Date of Patent: August 26, 2014
    Assignee: Micron Technology, Inc.
    Inventor: Jun Liu
  • Patent number: 8816318
    Abstract: A nonvolatile memory device includes a first and second conductive unit and a memory layer. The memory layer is provided between the first conductive unit and the second conductive unit. The memory layer includes a material expressed by (M11?uM2u)xX+y?+z? (M1 and M2 include at least one selected from the group consisting of Mg, Al, Sc, Y, Ga, Ti, Zr, Hf, Si, Ge, Sn, V, Cr, Mn, Fe, Co, Ni, Cu, Zn, Nb, Ta, Mo, W, Ru, Rh, Ca, Sr, Ba, and Ln (a lanthanoid element), X includes at least one of O and N, ? includes at least one of Li, Na, K, Rb, Cs, and Fr, ? includes at least one of F, Cl, Br, and I, 0.1?x?1.1, 0.0001?y?0.2, 0.9?y/z?1.1).
    Type: Grant
    Filed: February 27, 2013
    Date of Patent: August 26, 2014
    Assignee: Kabushiki Kaisha Toshiba
    Inventor: Koichi Kubo
  • Patent number: 8815696
    Abstract: A method of forming a disturb-resistant non volatile memory device includes providing a substrate and forming a first dielectric thereon, forming a first strip of material separated from a second strip of material from a first wiring material, and forming a second dielectric thereon to fill a gap between the first and second strips of material. Openings are formed in the second dielectric exposing portions of the first wiring material. Filing the openings by p+ polysilicon contact material, and then an undoped amorphous silicon material, and then a metal material. A second wiring structure is formed thereon to contact the metal material in the openings. Resistive switching cells are formed from the first wiring structure, the second wiring structure, the contact material, the undoped amorphous silicon material, and the metal material.
    Type: Grant
    Filed: December 29, 2011
    Date of Patent: August 26, 2014
    Assignee: Crossbar, Inc.
    Inventor: Scott Brad Herner
  • Publication number: 20140235028
    Abstract: Provided is a high voltage semiconductor device that includes a PIN diode structure formed in a substrate. The PIN diode includes an intrinsic region located between a first doped well and a second doped well. The first and second doped wells have opposite doping polarities and greater doping concentration levels than the intrinsic region. The semiconductor device includes an insulating structure formed over a portion of the first doped well. The semiconductor device includes an elongate resistor device formed over the insulating structure. The resistor device has first and second portions disposed at opposite ends of the resistor device, respectively. The semiconductor device includes an interconnect structure formed over the resistor device. The interconnect structure includes: a first contact that is electrically coupled to the first doped well and a second contact that is electrically coupled to a third portion of the resistor located between the first and second portions.
    Type: Application
    Filed: February 13, 2014
    Publication date: August 21, 2014
    Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventors: Ru-Yi Su, Fu-Chih Yang, Chun Lin Tsai, Chih-Chang Cheng, Ruey-Hsin Liu
  • Publication number: 20140231741
    Abstract: In an example, a single damascene structure is formed by, for example, providing a dielectric layer, forming a void in the dielectric layer, and forming a portion of a first two-terminal resistive memory cell and a portion of a second two-terminal resistive memory cell within the void. The portions of the two-terminal resistive memory cells may be vertically stacked within the void.
    Type: Application
    Filed: October 24, 2013
    Publication date: August 21, 2014
    Applicant: Unity Semiconductor Corporation
    Inventors: Lidia Vereen, Bruce Lynn Bateman, Louis Parillo, Elizabeth Friend, David Eggleston
  • Publication number: 20140235029
    Abstract: Embodiments generally include a method of forming a nonvolatile memory device that contains a resistive switching memory element that has an improved device switching capacity by using multiple layers of variable resistance layers. In one embodiment, the resistive switching element comprises at least three layers of variable resistance materials to increase the number of logic states. Each variable resistance layer may have an associated high resistance state and an associated low resistance state. As the resistance of each variable resistance layer determines the digital data bit that is stored, the multiple variable resistance layers per memory element allows for additional data storage without the need to further increase the density of nonvolatile memory devices.
    Type: Application
    Filed: April 23, 2014
    Publication date: August 21, 2014
    Applicants: Intermolecular Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLC
    Inventor: Tony P. Chiang
  • Publication number: 20140231743
    Abstract: Some embodiments include memory cells having programmable material between a pair of electrodes. The programmable material includes a material selected from the group consisting of a metal silicate with a ratio of metal to silicon within a range of from about 2 to about 6, and metal aluminate with a ratio of metal to aluminum within a range of from about 2 to about 6. Some embodiments include methods of forming memory cells. First electrode material is formed. Programmable material is formed over the first electrode material, with the programmable material including metal silicate and/or metal aluminate. Second electrode material is formed over the programmable material, and then an anneal is conducted at a temperature within a range of from about 300° C. to about 500° C. for a time of from about 1 minute to about 1 hour.
    Type: Application
    Filed: April 23, 2014
    Publication date: August 21, 2014
    Applicant: Micron Technology, Inc.
    Inventors: D. V. Nirmal Ramaswamy, Murali Balakrishnan, Alessandro Torsi, Noel Rocklein
  • Publication number: 20140231952
    Abstract: In one general aspect, a semiconductor processing method can include forming an N-type silicon region disposed within a P-type silicon substrate. The method can also include forming a field oxide (FOX) layer in the P-type silicon substrate where the FOX layer includes an opening exposing at least a portion of the N-type silicon region. The method can further include forming a reduced surface field (RESURF) oxide (ROX) layer having a first portion disposed on the exposed N-type silicon region and a second portion disposed on the FOX layer where the ROX layer includes a first dielectric layer in contact with the exposed N-type silicon region and a second dielectric layer disposed on the first dielectric layer. The method can further include forming a doped polysilicon layer having a first portion disposed on the first portion of the ROX layer and a second portion disposed on the second portion of the ROX layer.
    Type: Application
    Filed: February 19, 2013
    Publication date: August 21, 2014
    Applicant: Fairchild Semiconductor Corporation
    Inventors: Daniel Hahn, Steven Leibiger, Sunglyong Kim, Christopher Nassar, James Hall
  • Patent number: 8809108
    Abstract: Some embodiments include methods of forming memory cells. Such methods can include forming a first electrode, a second electrode, and a memory element directly contacting the first and second electrodes. Forming the memory element can include forming a programmable portion of the memory element isolated from the first electrode by a first portion of the memory element and isolated from the second electrode by a second portion of the memory element. Other embodiments are described.
    Type: Grant
    Filed: November 19, 2010
    Date of Patent: August 19, 2014
    Assignee: Micron Technology, Inc.
    Inventors: Jun Liu, Michael P. Violette
  • Patent number: 8809158
    Abstract: A device (10) may include a semiconductor layer section (25) and a memory layer section (45) disposed above the semiconductor layer section (25). The semiconductor layer section (25) may include a processor (12; 412) and input/output block (16; 416), and the memory layer section (45) may include memristive memory (14; 300). A method of forming such device (10), and an apparatus (600) including such device (10) are also disclosed. Other embodiments are described and claimed.
    Type: Grant
    Filed: March 12, 2010
    Date of Patent: August 19, 2014
    Assignee: Hewlett-Packard Development Company, L.P.
    Inventors: Matthew D. Pickett, Jianhua Yang, Gilberto Medeiros Ribeiro
  • Patent number: 8809159
    Abstract: Provided are radiation enhanced resistive switching layers, resistive random access memory (ReRAM) cells including these layers, as well as methods of forming these layers and cells. Radiation creates defects in resistive switching materials that allow forming and breaking conductive paths in these materials thereby improving their resistive switching characteristics. For example, ionizing radiation may break chemical bonds in various materials used for such a layer, while non-ionizing radiation may form electronic traps. Radiation power, dozing, and other processing characteristics can be controlled to generate a distribution of defects within the resistive switching layer. For example, an uneven distribution of defects through the thickness of a layer may help with lowering switching voltages and/or currents. Radiation may be performed before or after thermal annealing, which may be used to control distribution of radiation created defects and other types of defects in resistive switching layers.
    Type: Grant
    Filed: December 20, 2012
    Date of Patent: August 19, 2014
    Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLC
    Inventors: Yun Wang, Tony P. Chiang, Tim Minvielle, Takeshi Yamaguchi
  • Publication number: 20140225054
    Abstract: A method of manufacturing a non-volatile memory element includes forming a first electrode; forming a variable resistance layer; and forming a second electrode. Forming the variable resistance layer includes forming a third metal oxide layer having a third metal oxide, forming a second metal oxide layer having a second metal oxide, and forming a first metal oxide layer e having a first metal oxide; wherein the variable resistance layer reversibly changes its resistance value in response to an electric signal applied between the first electrode and the second electrode; the first metal oxide is lower in degree of oxygen deficiency than the third metal oxide; the second metal oxide is lower in degree of oxygen deficiency than the third metal oxide; the third metal oxide is an oxygen-deficient metal oxide; and the first metal oxide layer is different in density from the second metal oxide layer.
    Type: Application
    Filed: February 6, 2014
    Publication date: August 14, 2014
    Applicant: PANASONIC CORPORATION
    Inventors: Shinichi YONEDA, Satoru ITO, Satoru FUJII
  • Publication number: 20140225053
    Abstract: A variable resistance layer includes a first variable resistance layer comprising a first metal oxide that is oxygen deficient and a second variable resistance layer comprising a second metal oxide having a degree of oxygen deficiency that is different from that of the first metal oxide, wherein the second variable resistance layer includes a non-metal element A that is different from oxygen, x<(y+z) is satisfied where a composition of the first variable resistance layer is represented by MOx and a composition of the second variable resistance layer is represented by NOyAz, the second variable resistance layer has a higher resistivity than a resistivity of the first variable resistance layer, and a film density of the second variable resistance layer is lower than a theoretical film density of the second metal oxide which has a stoichiometric composition.
    Type: Application
    Filed: February 13, 2013
    Publication date: August 14, 2014
    Applicant: Panasonic Corporation
    Inventors: Satoru Fujii, Takumi Mikawa
  • Publication number: 20140225055
    Abstract: A method for forming a non-volatile memory device configured with a resistive switching element includes providing a substrate having a surface region, depositing a first dielectric material overlying the surface region, forming a first wiring structure overlying the first dielectric material, forming a contact layer of doped polycrystalline silicon containing material overlying the first wiring structure, forming a switching layer of resistive switching material over the contact layer, removing native oxide formed on a top surface of the switching layer, if any, depositing a metal layer of an active metal directly upon the top surface of the switching layer, and depositing a second wiring structure overlying the metal layer, wherein the top surface of the switching layer is cleaned of the native oxide, if any, to reduce agglomeration of the active metal.
    Type: Application
    Filed: April 15, 2014
    Publication date: August 14, 2014
    Applicant: Crossbar, Inc.
    Inventors: Scott Brad HERNER, Sung Hyun JO
  • Publication number: 20140227853
    Abstract: In a fabrication process for reversible resistance-switching memory cells, a bottom electrode layer is coated with nano-particles. The nano-particles are used to etch the bottom electrode layer, forming multiple narrow, spaced apart bottom electrode structures for each memory cell. A resistance-switching material is then deposited between and above the bottom electrode structures, followed by a top electrode layer. Or, insulation is deposited between and above the bottom electrode structures, followed by planarizing and a wet etch to expose top surfaces of the bottom electrode structures, then deposition of the resistance-switching material and the top electrode layer. When the resistance state of the memory cell is switched, there is a smaller area in the bottom electrode for a current path, so the switching resistance is higher and the switching current is lower.
    Type: Application
    Filed: February 14, 2013
    Publication date: August 14, 2014
    Applicant: SanDisk 3D LLC
    Inventor: SanDisk 3D LLC
  • Patent number: 8803122
    Abstract: Phase-change memory structures are formed with ultra-thin heater liners and ultra-thin phase-change layers, thereby increasing heating capacities and lowering reset currents. Embodiments include forming a first interlayer dielectric (ILD) over a bottom electrode, removing a portion of the first ILD, forming a cell area, forming a u-shaped heater liner within the cell area, forming an interlayer dielectric structure within the u-shaped heater liner, the interlayer dielectric structure including a protruding portion extending above a top surface of the first ILD, forming a phase-change layer on side surfaces of the protruding portion and/or on the first ILD surrounding the protruding portion, and forming a dielectric spacer surrounding the protruding portion.
    Type: Grant
    Filed: July 31, 2012
    Date of Patent: August 12, 2014
    Assignee: GlobalFoundries Singapore Pte. Ltd.
    Inventors: Shyue Seng (Jason) Tan, Eng Huat Toh
  • Patent number: 8803121
    Abstract: Resistive memory elements and arrays of resistive memory elements are disclosed. In one embodiment, a resistive memory element includes a top electrode element lying in a plane parallel to a reference plane, and having, in perpendicular projection on the reference plane, a top electrode projection; a bottom electrode element lying in a plane parallel to the reference plane, and having, in perpendicular projection on the reference plane, a bottom electrode projection; and an active layer with changeable resistivity interposed between the top electrode element and the bottom electrode element. The top electrode projection and the bottom electrode projection overlap in an overlapping region that comprises a corner of the top electrode projection and/or a corner of the bottom electrode projection, and an area of the overlapping region constitutes less than 10% of a total projected area of the top electrode element and the bottom electrode element on the reference plane.
    Type: Grant
    Filed: March 9, 2012
    Date of Patent: August 12, 2014
    Assignee: IMEC
    Inventor: Ludovic Goux
  • Patent number: 8803124
    Abstract: An embodiment of the present invention sets forth an embedded resistive memory cell that includes a first stack of deposited layers, a second stack of deposited layers, a first electrode disposed under a first portion of the first stack, and a second electrode disposed under a second portion of the first stack and extending from under the second portion of the first stack to under the second stack. The second electrode is disposed proximate to the first electrode within the embedded resistive memory cell. The first stack of deposited layers includes a dielectric layer, a high-k dielectric layer disposed above the dielectric layer, and a metal layer disposed above the high-k dielectric layer. The second stack of deposited layers includes a high-k dielectric layer formed simultaneously with the high-k dielectric layer included in the first stack, and a metal layer disposed above the high-k dielectric layer.
    Type: Grant
    Filed: February 29, 2012
    Date of Patent: August 12, 2014
    Assignee: Intermolecular, Inc.
    Inventors: Dipankar Pramanik, Tony P. Chiang, David Lazovsky
  • Publication number: 20140217349
    Abstract: Some embodiments include constructions having electrically conductive bitlines within a stack of alternating electrically conductive wordline levels and electrically insulative levels. Cavities extend into the electrically conductive wordline levels, and phase change material is within the cavities. Some embodiments include methods of forming memory. An opening is formed through a stack of alternating electrically conductive levels and electrically insulative levels. Cavities are extended into the electrically conductive levels along the opening. Phase change material is formed within the cavities, and incorporated into vertically-stacked memory cells. An electrically conductive interconnect is formed within the opening, and is electrically coupled with a plurality of the vertically-stacked memory cells.
    Type: Application
    Filed: February 5, 2013
    Publication date: August 7, 2014
    Applicant: MICRON TECHNOLOGY, INC.
    Inventor: John D. Hopkins
  • Publication number: 20140217352
    Abstract: Some embodiments include memory cells which have multiple programmable material structures between a pair of electrodes. One of the programmable material structures has a first edge, and another of the programmable material structures has a second edge that contacts the first edge. Some embodiments include methods of forming an array of memory cells. First programmable material segments are formed over bottom electrodes. The first programmable material segments extend along a first axis. Lines of second programmable material are formed over the first programmable material segments, and are formed to extend along a second axis that intersects the first axis. The second programmable material lines have lower surfaces that contact upper surfaces of the first programmable material segments. Top electrode lines are formed over the second programmable material lines.
    Type: Application
    Filed: April 11, 2014
    Publication date: August 7, 2014
    Applicant: Micron Technology, Inc.
    Inventors: Jun Liu, John K. Zahurak
  • Publication number: 20140217550
    Abstract: A method is provided for manufacturing a semiconductor device with a metal film resistor structure. The method includes providing an insulation layer on the semiconductor device. A lower copper interconnect is formed in the insulation layer. The method also includes forming a cap layer on the insulation layer and the lower copper interconnect and etching the cap layer based on a single photolithography mask to form a window exposing portion of the lower copper interconnect and portion of the insulation layer. Further, the method includes forming a metal film layer on the cap layer and inside the window such that exposed portion of the lower copper interconnect is connected with part of the metal film layer within the window. The method also includes performing a chemical mechanical polishing (CMP) process to form a metal film resistor based on the metal film layer. The metal film resistor is connected with the portion of the lower copper interconnect.
    Type: Application
    Filed: February 7, 2012
    Publication date: August 7, 2014
    Applicant: SHANGHAI IC R&D CENTER CO., LTD.
    Inventors: Qingyun Zuo, Xiaoxu Kang, Shaohai Zeng
  • Publication number: 20140217348
    Abstract: Embodiments of the invention include nonvolatile memory elements and memory devices comprising the nonvolatile memory elements. Methods for forming the nonvolatile memory elements are also disclosed. The nonvolatile memory element comprises a first electrode layer, a second electrode layer, and a plurality of layers of an oxide disposed between the first and second electrode layers. One of the oxide layers has linear resistance and substoichiometric composition, and the other oxide layer has bistable resistance and near-stoichiometric composition. Preferably, the sum of the two oxide layer thicknesses is between about 20 ? and about 100 ?, and the oxide layer with bistable resistance has a thickness between about 25% and about 75% of the total thickness. In one embodiment, the oxide layers are formed using reactive sputtering in an atmosphere with controlled flows of argon and oxygen.
    Type: Application
    Filed: April 14, 2014
    Publication date: August 7, 2014
    Applicants: Intermolecular Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLC
    Inventors: Hieu Pham, Vidyut Gopal, Imran Hashim, Tim Minvielle, Yun Wang, Takeshi Yamaguchi, Hong Sheng Yang
  • Patent number: 8796659
    Abstract: A variable resistance element includes a first electrode, a second electrode and an ion conduction layer interposed between the first and second electrodes. The ion conduction layer contains an organic oxide containing at least oxygen and carbon. The carbon concentration distribution in the ion conduction layer is such that the carbon concentration in an area closer to the first electrode is greater than that in an area closer to the second electrode.
    Type: Grant
    Filed: March 16, 2011
    Date of Patent: August 5, 2014
    Assignee: NEC Corporation
    Inventors: Munehiro Tada, Koichiro Okamoto, Toshitsugu Sakamoto, Hiromitsu Hada
  • Patent number: 8796102
    Abstract: A method of forming a resistive device includes forming a first wiring layer overlying a first dielectric on top of a substrate, forming a junction material, patterning the first wiring layer and junction material to expose a portion of the first dielectric, forming a second dielectric over the patterned first wiring layer, forming an opening in the second dielectric to expose a portion of the junction material, forming a resistive switching material over the portion of the junction material in the opening, the resistive switching material having an intrinsic semiconductor characteristic, forming a conductive material over the resistive switching material, etching the conductive material and the resistive switching material to expose respective sidewalls of the resistive switching material and the conductive material, and the second dielectric, and forming a second wiring layer over the conductive material in contact with the respective sidewalls and the second dielectric.
    Type: Grant
    Filed: August 29, 2012
    Date of Patent: August 5, 2014
    Assignee: Crossbar, Inc.
    Inventor: Mark Harold Clark
  • Patent number: 8796101
    Abstract: A phase-change memory device includes a first insulator having a hole therethrough, a first electrode that conforms at least partially to the hole, a phase-change material in electrical communication with the first electrode, and a second electrode in electrical communication with the phase-change material. When current is passed from the first electrode to the second electrode through the phase-change material, at least one of the first and second electrodes remains unreactive with the phase change material.
    Type: Grant
    Filed: August 20, 2012
    Date of Patent: August 5, 2014
    Assignee: Ovonyx, Inc.
    Inventors: Wolodymyr Czubatyj, Regino Sandoval
  • Patent number: 8796103
    Abstract: Provided are methods of forming nonvolatile memory elements including resistance switching layers. A method involves diffusing oxygen from a precursor layer to one or more reactive electrodes by annealing. At least one electrode in a memory element is reactive, while another may be inert. The precursor layer is converted into a resistance switching layer as a result of this diffusion. The precursor layer may initially include a stoichiometric oxide that generally does not exhibit resistance switching characteristics until oxygen vacancies are created. Metals forming such oxides may be more electronegative than metals forming a reactive electrode. The reactive electrode may have substantially no oxygen at least prior to annealing. Annealing may be performed at 250-400° C. in the presence of hydrogen. These methods simplify process control and may be used to form nonvolatile memory elements including resistance switching layers less than 20 Angstroms thick.
    Type: Grant
    Filed: December 20, 2012
    Date of Patent: August 5, 2014
    Assignees: Intermolecular, Inc., Kabushiki Kaisha Toshiba, SanDisk 3D LLC
    Inventors: Mihir Tendulkar, Tim Minvielle, Yun Wang, Takeshi Yamaguchi
  • Publication number: 20140210014
    Abstract: An integrated circuit includes a layer of a semiconductor device including a standard cell configuration having a fixed gate electrode pitch between gate electrode lines and a resistor formed of metal between the fixed gate electrode pitch of the standard cell configuration. In one embodiment, the integrated circuit can be charged device model (CDM) electrostatic discharge (ESD) protection circuit for a cross domain standard cell having the resistor formed of metal. A method of manufacturing integrated circuits includes forming a plurality of gate electrode lines separated by a gate electrode pitch to form a core standard cell device, applying at least a first layer of metal within the gate electrode pitch to form a portion of a resistor, and applying at least a second layer of metal to couple to the first layer of metal to form another portion of the resistor.
    Type: Application
    Filed: February 28, 2013
    Publication date: July 31, 2014
    Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.
    Inventors: Wei Yu MA, Bo-Ting CHEN, Ting Yu CHEN, Kuo-Ji CHEN, Li-Chun TIEN
  • Publication number: 20140213032
    Abstract: A process for forming reversible resistance-switching memory cells having resistance-switching nano-particles which provide a reduced contact area to top and bottom electrodes of the memory cells, thereby limiting a peak current. Recesses are formed in a layered semiconductor material above the bottom electrodes, and one or more coatings of nano-particles are applied. The nano-particles self-assemble in the recesses so that they are positioned in a controlled manner. A top electrode material is then deposited. In one approach, the recesses are formed by spaced-apart trenches, and the nano-particles self-assemble along the spaced-apart trenches. In another approach, the recesses for each resistance-switching memory cell are separate from one another, and the resistance-switching memory cells are pillar-shaped. The coatings can be provided in one layer, or in multiple layers which are separated by an insulation layer.
    Type: Application
    Filed: January 31, 2013
    Publication date: July 31, 2014
    Applicant: SANDISK 3D LLC
    Inventors: James K. Kai, Takashi W. Orimoto, Vinod R. Purayath, George Matamis
  • Patent number: 8791443
    Abstract: A high density variable resistive random access memory device and a method of fabricating the same are provided. The device includes first word lines, each separated from each other by a width of first word line; bit lines, each separated from each other by a width of bit line; and second word lines, each located between two adjacent first word lines, wherein the widths of first word line and the bit line are substantially same, and the bit lines are located over the first and second word lines.
    Type: Grant
    Filed: August 31, 2012
    Date of Patent: July 29, 2014
    Assignee: SK Hynix Inc.
    Inventor: Nam Kyun Park
  • Patent number: 8790988
    Abstract: A semiconductor device includes a substrate, a device isolation pattern and a passive circuit element. The device isolation pattern is located on the substrate, delimits an active region of the substrate, and includes a recessed portion having a bottom surface located below a plane coincident with a surface of the active region. The passive circuit element is situated in the recess so as to be disposed on the bottom surface of the recessed portion of the device isolation pattern.
    Type: Grant
    Filed: December 5, 2013
    Date of Patent: July 29, 2014
    Assignee: Samsung Electronics Co., Ltd.
    Inventors: Sukhun Choi, Boun Yoon, Injoon Yeo, Jeongnam Han
  • Patent number: 8791445
    Abstract: A nonvolatile resistive memory element includes a host oxide formed from an interfacial oxide layer. The interfacial oxide layer is formed on the surface of a deposited electrode layer via in situ or post-deposition surface oxidation treatments.
    Type: Grant
    Filed: March 1, 2012
    Date of Patent: July 29, 2014
    Assignee: Intermolecular, Inc.
    Inventors: Randall Higuchi, Tony P. Chiang, Ryan Clarke, Vidyut Gopal, Imran Hashim, Robert Huertas, Yun Wang
  • Publication number: 20140203234
    Abstract: A variable resistance nonvolatile memory element includes: first and second electrode layers; a first variable resistance layer between the first and second electrode layers; and a second variable resistance layer between the second electrode layer and the first variable resistance layer and having a higher resistance value than the first variable resistance layer. When viewed in a direction perpendicular to the major surface of the second variable resistance layer, an outline of the second variable resistance layer is located inwardly of the outline of any one of the second electrode layer and the first variable resistance layer, and an outline of a face of the second variable resistance layer, the face being in contact with the first variable resistance layer is located inwardly of an outline of a face of the first variable resistance layer, the face being in contact with the second variable resistance layer.
    Type: Application
    Filed: January 18, 2013
    Publication date: July 24, 2014
    Applicant: Panasonic Corporation
    Inventors: Takeki Ninomiya, Takeshi Takagi, Koji Katayama, Yoshio Kawashima
  • Publication number: 20140203237
    Abstract: A self-rectified device is provided, comprising a bottom electrode, a patterned dielectric layer with a contact hole formed on the bottom electrode, a memory formed at the bottom electrode and substantially aligned with the contact hole, and a top electrode formed on the bottom electrode and filling into the contact hole to contact with the memory, wherein the top electrode comprises a N+ type semiconductor material or a P+ type semiconductor material, and the memory and the top electrode produce a self-rectified property.
    Type: Application
    Filed: June 27, 2013
    Publication date: July 24, 2014
    Inventors: Wei-Chih Chien, Dai-Ying Lee, Erh-Kun Lai, Ming-Hsiu Lee
  • Publication number: 20140203236
    Abstract: The present disclosure provides a resistive random access memory (RRAM) cells and methods of making the same. The RRAM cell includes a transistor and an RRAM structure. The RRAM structure includes a bottom electrode having a via portion and a top portion, a resistive material layer on the bottom electrode having a width that is same as a width of the top portion of the bottom electrode; a capping layer over the bottom electrode; a spacer surrounding the capping layer; and, a top electrode on the capping layer having a smaller width than the resistive material layer. The RRAM cell further includes a conductive material connecting the top electrode of the RRAM structure to a metal layer.
    Type: Application
    Filed: January 21, 2013
    Publication date: July 24, 2014
    Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.
    Inventor: Taiwan Semiconductor Manufacturing Company, Ltd.
  • Publication number: 20140206171
    Abstract: Some embodiments include integrated devices, such as memory cells. The devices may include chalcogenide material, an electrically conductive material over the chalcogenide material, and a thermal sink between the electrically conductive material and the chalcogenide material. The thermal sink may be of a composition that includes an element in common with the electrically conductive material and includes an element in common with the chalcogenide material. Some embodiments include a method of forming a memory cell. Chalcogenide material may be formed over heater material. Electrically conductive material may be formed over the chalcogenide material. A thermal sink may be formed between the electrically conductive material and the chalcogenide material. The thermal sink may be of a composition that includes an element in common with the electrically conductive material and includes an element in common with the chalcogenide material.
    Type: Application
    Filed: March 25, 2014
    Publication date: July 24, 2014
    Applicant: Micron Technology, Inc.
    Inventors: Andrea Redaelli, Ugo Russo, Agostino Pirovano, Simone Lavizzari
  • Patent number: 8786025
    Abstract: A system and method for forming a resistor system is provided. An embodiment comprises a resistor formed in a U-shape. The resistor may comprise multiple layers of conductive materials, with a dielectric layer filling the remainder of the U-shape. The resistor may be integrated with a dual metal gate manufacturing process or may be integrated with multiple types of resistors.
    Type: Grant
    Filed: April 19, 2012
    Date of Patent: July 22, 2014
    Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
    Inventors: Jui-Yao Lai, Chun-Yi Lee, Shyh-Wei Wang, Yen-Ming Chen
  • Patent number: 8785900
    Abstract: Resistive memory and methods of processing resistive memory are described herein. One or more method embodiments of processing resistive memory include forming a resistive memory cell material on an electrode having an access device contact, and forming a heater electrode on the resistive memory cell material after forming the resistive memory cell material on the electrode such that the heater electrode is self-aligned to the resistive memory cell material.
    Type: Grant
    Filed: September 14, 2012
    Date of Patent: July 22, 2014
    Assignee: Micron Technology, Inc.
    Inventor: David H. Wells
  • Patent number: 8785899
    Abstract: According to example embodiments, a nonvolatile memory cell includes a first electrode and a second electrode, a resistance change film between the first electrode and the second electrode, and a first barrier film contacting the second electrode. The resist change film contains oxygen ions and contacts the first electrode. The first barrier film is configured to reduce (and/or block) the outflow of the oxygen ions from the resistance change film.
    Type: Grant
    Filed: August 16, 2012
    Date of Patent: July 22, 2014
    Assignee: Samsung Electronics Co., Ltd
    Inventors: Hyun-Su Ju, Min-Kyu Yang, Eun-Mi Kim, Seong-Geon Park
  • Publication number: 20140197520
    Abstract: In a particular embodiment, a method includes removing a first portion of an optical planarization layer using a lithographic mask to expose a region of the optical planarization layer. A resistive layer is formed at least partially within the region. The method further includes removing at least a second portion of the optical planarization layer and at least a third portion of the resistive layer to form a resistor.
    Type: Application
    Filed: January 17, 2013
    Publication date: July 17, 2014
    Applicant: QUALCOMM INCORPORATED
    Inventors: Jihong Choi, John J. Zhu, Bin Yang, Giridhar Nallapati, PR Chidambaram
  • Publication number: 20140197369
    Abstract: A memristor structure has two electrodes sandwiching an insulating region, and includes a nanoparticle providing a conducting path between the two electrodes, wherein either the insulating region comprises an inorganic material and nanoparticle comprises a solid nanoparticle or a core/shell nanoparticle or the insulating region comprises an inorganic or organic material and the nanoparticle comprises a core/shell nanoparticle.
    Type: Application
    Filed: January 16, 2013
    Publication date: July 17, 2014
    Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.
    Inventors: Xia Sheng, Zhang-Lin Zhou, Richard H. Henze
  • Publication number: 20140197518
    Abstract: A semiconductor device includes a capacitor formed in a semiconductor substrate of a first conductivity type. The capacitor includes: a heavily-doped layer of a second conductivity type placed over the substrate, a first insulating layer placed over the heavily-doped layer of the second conductivity type, and a first metal layer placed over the first insulating layer. The semiconductor device further includes comprises a second insulating layer deposited over the capacitor and at least one resistor formed over the second insulating layer. The resistor includes a layer of a resistive material region arranged between two regions of a second metal layer.
    Type: Application
    Filed: January 14, 2014
    Publication date: July 17, 2014
    Applicant: STMicroelectronics S.r.l.
    Inventors: Vittorio Giuseppe Maiorana, Alessandro Rizzo
  • Publication number: 20140198553
    Abstract: A 3D phase change memory device can store multiple bits per cell represented by a plurality of non-overlapping ranges of resistance all of which are established by different resistance ranges corresponding to respective amorphous phase thickness of the phase change memory material. An array of access devices can underlie a plurality of conductive layers, separated from each other and from the array of access devices by insulating layers. An array of pillars extending through the plurality of conductive layers contact corresponding access devices. The phase memory material is between the pillars and conductive layers. Circuitry is configured to program data in the memory cells using programming pulses having shapes that depend on the resistance range of the cell before programming and the data values to be stored.
    Type: Application
    Filed: April 18, 2013
    Publication date: July 17, 2014
    Applicant: MACRONIX INTERNATIONAL CO., LTD.
    Inventor: HSIANG-LAN LUNG
  • Publication number: 20140199820
    Abstract: A method of forming a pattern includes forming an underlayer on an etching target layer by a chemical vapor deposition (CVD) process, the underlayer including a silicon compound combined with a photoacid generator (PAG), forming a photoresist layer on the underlayer, irradiating extreme ultraviolet (EUV) light on the photoresist layer to form a photoresist pattern, and etching the etching target layer using the photoresist pattern as an etching mask.
    Type: Application
    Filed: December 30, 2013
    Publication date: July 17, 2014
    Applicant: SAMSUNG ELECTRONICS CO., LTD.
    Inventors: Ji-Man PARK, Hyo-Jin YUN, Jin-Seo LEE, Youn-Joung CHO, Jun-Hyun CHO, Jung-Sik CHOI
  • Publication number: 20140197368
    Abstract: A nonvolatile memory element including: a first electrode; a second electrode; a variable resistance layer that is between the first electrode and the second electrode and includes, as stacked layers, a first variable resistance layer connected to the first electrode and a second variable resistance layer connected to the second electrode; and a side wall protecting layer that has oxygen barrier properties and covers a side surface of the variable resistance layer. The first variable resistance layer includes a first metal oxide and a third metal oxide formed around the first metal oxide and having an oxygen deficiency lower than that of the first metal oxide, and the second variable resistance layer includes a second metal oxide having an oxygen deficiency lower than that of the first metal oxide.
    Type: Application
    Filed: September 10, 2012
    Publication date: July 17, 2014
    Applicant: Panasonic Corporation
    Inventors: Shinichi Yoneda, Takumi Mikawa, Satoru Ito, Yukio Hayakawa, Atsushi Himeno