Resistor Patents (Class 438/382)
-
Patent number: 9012293Abstract: A method is provided for forming sandwich damascene resistors in MOL processes and the resulting devices. Embodiments include forming on a substrate a film stack including an interlayer dielectric (ILD), a first dielectric layer, and a sacrifice layer (SL); removing a portion of the SL and the first dielectric layer, forming a first cavity; conformally forming a layer of resistive material in the first cavity and over the SL; depositing a second dielectric layer over the layer of resistive material and filling the first cavity; and removing the second dielectric layer, the layer of resistive material not in the first cavity, and at least a partial depth of the SL.Type: GrantFiled: January 10, 2013Date of Patent: April 21, 2015Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Chang Yong Xiao, Roderick Miller, Jie Chen
-
Publication number: 20150104921Abstract: A method of fabricating a memory device includes defining a cell region on a substrate and defining a dummy region around the cell region, forming bit lines on a top surface of the substrate, the bit lines extending in one direction, forming cell vertical structures on top surfaces of the bit lines corresponding to the cell region, each cell vertical structure including a cell diode and a variable resistive element, forming dummy vertical structures on top surfaces of the bit lines corresponding to the dummy region, each dummy vertical structure including a dummy diode and a variable resistive element, and forming word lines in contact with top surfaces of the cell vertical structures and dummy vertical structures, the word lines intersecting the bit lines at right angles.Type: ApplicationFiled: June 30, 2014Publication date: April 16, 2015Inventors: Masayuki Terai, In-Gyu Baek
-
Publication number: 20150103588Abstract: A variable resistance memory apparatus and a method of manufacturing the same are provided. The variable resistance memory apparatus includes a plurality of memory cells. Each of the memory cells includes a plurality of data storage regions. The plurality of data storage regions have different widths from each other.Type: ApplicationFiled: January 9, 2014Publication date: April 16, 2015Applicant: SK hynix Inc.Inventor: Min Seok SON
-
Publication number: 20150103583Abstract: This variable resistance element is provided with a variable resistance film, a first electrode, which is disposed in contact with one surface of the variable resistance film, and a second electrode, which is disposed in contact with the other surface of the variable resistance film. The first and the second electrodes have corner portions, respectively, and the distance between the corner portions of the first and the second electrodes is set equal to the shortest distance between the first and the second electrodes. Furthermore, the variable resistance element has a third electrode, which is disposed on the one surface of the variable resistance film.Type: ApplicationFiled: March 14, 2013Publication date: April 16, 2015Applicant: NEC CORPORATIONInventors: Munehiro Tada, Toshitsugu Sakamoto, Makoto Miyamura
-
Patent number: 9006076Abstract: A resistive memory device capable of implementing a multi-level cell (MLC) and a fabrication method thereof are provided. The resistive memory device includes a lower electrode connected to a switching device and including a first node and a second node formed on a top thereof to be spaced at a fixed interval, a phase-change material pattern formed on the first node and the second node, an upper electrode formed on the phase-change material pattern, a conductive material layer formed on a top and outer sidewall of the upper electrode, a first contact plug formed on one edge of the upper electrode to be connected to the upper electrode and the conductive material layer, and a second contact plug formed on the other edge of the upper electrode to be connected to the upper electrode and the conductive material layer.Type: GrantFiled: October 10, 2014Date of Patent: April 14, 2015Assignee: SK hynix Inc.Inventor: Jae Min Oh
-
Patent number: 9006701Abstract: A non-volatile memory device comprises first wires on and above a first plane; second wires extending in a direction crossing the first wires, on and above a second plane, third wires extending in parallel with the second wires on and above a fourth plane, and memory cells provided to correspond to three-dimensional cross-points of the first wires and the third wires, respectively, each of the memory cells including a transistor and a variable resistance element, the transistor including a first main electrode, a second main electrode, and a control electrode, the variable resistance element being placed on and above a third plane and including a lower electrode, an upper electrode and a variable resistance layer, wherein the upper electrode is connected to corresponding one of the third wires; and further comprises a first contact plug extending from the first main electrode to the second plane and connected to corresponding one of the second wires; a second contact plug extending from the second main electrType: GrantFiled: October 15, 2013Date of Patent: April 14, 2015Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventors: Satoru Ito, Takumi Mikawa
-
Patent number: 9006075Abstract: Memory cells are disclosed, which cells include a cell material and an ion-source material over the cell material. A discontinuous interfacial material is included between the cell material and the ion-source material. Also disclosed are fabrication methods and semiconductor devices including the disclosed memory cells.Type: GrantFiled: November 17, 2011Date of Patent: April 14, 2015Assignee: Micron Technology, Inc.Inventors: Timothy A. Quick, Eugene P. Marsh, Stefan Uhlenbrock, Chet E. Carter, Scott E. Sills
-
Patent number: 9006698Abstract: A variable resistance element including: a first electrode; a second electrode; and a variable resistance layer having a resistance value which reversibly changes according to electrical signals applied, wherein the variable resistance layer includes a first variable resistance layer comprising a first oxygen-deficient transition metal oxide, and a second variable resistance layer comprising a second transition metal oxide having a degree of oxygen deficiency lower than a degree of oxygen deficiency of the first oxygen-deficient transition metal oxide, the second electrode has a single needle-shaped part at an interface with the second variable resistance layer, and the second variable resistance layer is interposed between the first variable resistance layer and the second electrode, is in contact with the first variable resistance layer and the second electrode, and covers the single needle-shaped part.Type: GrantFiled: January 18, 2012Date of Patent: April 14, 2015Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventors: Zhiqiang Wei, Takeshi Takagi, Satoru Mitani, Yoshio Kawashima, Ichirou Takahashi
-
Publication number: 20150099341Abstract: A method for producing a polysilicon resistor device may include: forming a polysilicon layer; implanting first dopant atoms into at least a portion of the polysilicon layer, wherein the first dopant atoms include deep energy level donors; implanting second dopant atoms into said at least a portion of said polysilicon layer; and annealing said at least a portion of said polysilicon layer.Type: ApplicationFiled: October 8, 2013Publication date: April 9, 2015Applicant: Infineon Technologies AGInventors: Hermann Gruber, Thomas Gross, Werner Irlbacher, Markus Zundel, Mathias von Borcke, Hans Joachim Schulze
-
Patent number: 9000411Abstract: Various embodiments of the present invention are direct to nanoscale, reconfigurable, two-terminal memristor devices. In one aspect, a device (400) includes an active region (402) for controlling the flow of charge carriers between a first electrode (104) and a second electrode (106). The active region is disposed between the first electrode and the second electrode and includes a storage material. Excess mobile oxygen ions formed within the active region are stored in the storage material by applying a first voltage.Type: GrantFiled: January 6, 2009Date of Patent: April 7, 2015Assignee: Hewlett-Packard Development Company, L.P.Inventors: Zhiyong Li, Alexandre M. Bratkovski, Jianhua Yang
-
Patent number: 9001512Abstract: A heat spreader for a resistive element is provided, the heat spreader having a body portion that is arranged over a top surface of the resistive element and electrically insulated from the resistive element. The heat spreader also includes one or more leg portion that extends from the body portion and are associated with the heat sink in a thermally conductive relationship.Type: GrantFiled: May 3, 2012Date of Patent: April 7, 2015Assignee: Vishay Dale Electronics, Inc.Inventors: Clark L. Smith, Todd L. Wyatt, Thomas L. Veik
-
Patent number: 8999808Abstract: A nonvolatile memory element includes a first and a second electrode layers, and a variable resistance layer provided between the first and the second electrode layers and having a resistance value reversibly changing according to application of an electrical pulse, wherein the variable resistance layer includes a first variable resistance layer contacting the first electrode layer and comprising an oxygen-deficient first metal oxide, and a second variable resistance layer contacting the first variable resistance layer and comprising a second metal oxide having a smaller oxygen deficiency than the first metal oxide, and including host layers and an inserted layer between each of adjacent pairs of the host layers, wherein the second metal oxide of the inserted layer has a larger oxygen deficiency than the second metal oxide of the host layer, and the first metal oxide has a larger oxygen deficiency than the second metal oxide of the host layer.Type: GrantFiled: November 18, 2013Date of Patent: April 7, 2015Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventors: Satoru Fujii, Takumi Mikawa
-
Patent number: 8999809Abstract: A method of fabricating a resistive random access memory (RRAM) device is disclosed. A plurality of word lines extending along a first direction are formed on a substrate with a recess between the word lines. A spacer-type resistance layer and a top electrode layer are formed on a sidewall of each of the word lines. A photoresist stripe pattern extending along a second direction is then formed on the substrate. The first direction is perpendicular to the second direction. An etching process is performed to remove the top electrode layer and the spacer-type resistance layer not covered by the photoresist stripe pattern to form a plurality of top electrodes. A diode is formed on each of the top electrodes.Type: GrantFiled: November 14, 2014Date of Patent: April 7, 2015Assignee: Powerchip Technology CorporationInventors: Chan-Ching Lin, Chen-Hao Huang, Tzung-Bin Huang, Chun-Cheng Chen, Ching-Hua Chen
-
Patent number: 8999745Abstract: A phase-change memory device and a method of fabricating the same are provided. The phase-change memory device includes a semiconductor substrate in which a word line is arranged, a diode line disposed over the word line and extending parallel to the word line, a phase-change line pattern disposed over the diode line, and a projection disposed between the diode line and the phase-change line pattern and protruding from the diode line. The diode line and the projection are formed of a single layer to be in continuity with each other.Type: GrantFiled: March 18, 2013Date of Patent: April 7, 2015Assignee: SK Hynix Inc.Inventor: Il Yong Lee
-
Publication number: 20150090948Abstract: A resistive memory apparatus includes a first electrode formed on a semiconductor substrate, an insulating layer formed on the first electrode and including a hole exposing an upper surface of the first electrode, a data storage unit in which a first resistance-variable material and a second resistance-variable material are alternately formed in the hole at least once, and a second electrode formed on the data storage unit.Type: ApplicationFiled: January 8, 2014Publication date: April 2, 2015Applicant: SK hynix Inc.Inventor: Min Seok SON
-
Publication number: 20150090949Abstract: The present disclosure relates to a resistive random access memory (RRAM) cell architecture, with off-axis or laterally offset top electrode via (TEVA) and bottom electrode via (BEVA). Traditional RRAM cells having a TEVA and BEVA that are on-axis can cause high contact resistance variations. The off-axis TEVA and BEVA in the current disclosure pushes the TEVA away from the insulating layer over the RRAM cell, which can improve the contact resistance variations. The present disclosure also relates to a memory device having a rectangular shaped RRAM cell having a larger area that can lower the forming voltage and improve data retention.Type: ApplicationFiled: September 30, 2013Publication date: April 2, 2015Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chih-Yang Chang, Wen-Ting Chu, Kuo-Chi Tu, Yu-Wen Liao, Hsai-Wei Chen, Chin-Chieh Yang, Sheng-Hung Shih, Wen-Chun You
-
Publication number: 20150090954Abstract: A phase change memory and its fabrication method are provided. A bottom electrode structure is provided through a substrate. A mask layer is formed on the substrate and the bottom electrode structure. A first opening is formed in the mask layer to expose the bottom electrode structure. A spacer is formed on sidewalls and bottom surface portions of the first opening to expose a surface portion of the bottom electrode structure. The first opening including the spacer therein has a bottom width less than a top width. A heating layer is formed at least on the surface portion of the bottom electrode structure exposed by the spacer. A phase change layer is formed on the heating layer to completely fill the first opening. A top electrode is formed on the phase change layer and the mask layer.Type: ApplicationFiled: September 23, 2014Publication date: April 2, 2015Applicants: Semiconductor Manufacturing InternationalInventor: YING LI
-
Publication number: 20150093876Abstract: Provided are methods of fabricating memory cells such as resistive random access memory (ReRAM) cells. A method involves forming a first layer including two high-k dielectric materials such that one material has a higher dielectric constant than the other material. In some embodiments, hafnium oxide and titanium oxide form the first layer. The higher-k material may be present at a lower concentration. In some embodiments, a concentration ratio of these two high-k materials is between about 3 and 7. The first layer may be formed using atomic layer deposition. The first layer is then annealed in an oxygen-containing environment. The method may proceed with forming a second layer including a low-k dielectric material, such as silicon oxide, and forming an electrode. After forming the electrode, the memory cell is annealed in a nitrogen containing environment. The nitrogen anneal may be performed at a higher temperature than the oxygen anneal.Type: ApplicationFiled: December 10, 2014Publication date: April 2, 2015Inventors: Brian Butcher, Randall J. Higuchi, Yun Wang
-
Publication number: 20150090952Abstract: A resistive memory cell control unit, integrated circuit, and method are described herein. The resistive memory cell control unit includes a switching transistor and a resistive memory cell. The switching transistor includes a gate disposed on a first surface of a semiconductor substrate, a source, and a drain each disposed in the semiconductor substrate, a gate terminal disposed on the first surface and connected to the gate, a source terminal disposed on the first surface and connected to the source, and a drain terminal connected to the drain and disposed on a second surface opposite the first surface. The resistive memory cell is disposed on the second surface and has a first end connected to the drain terminal. The structure provides a small area and simple manufacturing process for a resistive memory cell integrated circuit.Type: ApplicationFiled: April 9, 2014Publication date: April 2, 2015Applicant: Semiconductor Manufacturing International (Shanghai) CorporationInventor: Herb He HUANG
-
Publication number: 20150090947Abstract: A conductive bridge memory system and method of manufacture thereof including: providing a dielectric layer having a hole on a bottom electrode, the hole over the bottom electrode; forming an ionic source layer in the hole and over the bottom electrode including: depositing a reactivation layer over the bottom electrode, depositing a first ion source layer on the reactivation layer, depositing another of the reactivation layer on the first ion source layer, depositing a second ion source layer on the another of the reactivation layer; and forming an upper electrode on the ionic source layer.Type: ApplicationFiled: October 2, 2013Publication date: April 2, 2015Inventors: Eugene Marsh, Tim Quick
-
Patent number: 8993354Abstract: According to one embodiment, a method for manufacturing a semiconductor device is disclosed. The method includes heating a resistor pattern by scanning the resistor pattern with a first beam. The resistor pattern includes resistors, and a connection structure connecting the resistors in series. The resistors is arranged in matrix of two or more rows and two or more columns. The method includes further heating the resistor pattern by scanning the resistor pattern with a second beam having a different scan direction as that of the first beam.Type: GrantFiled: March 15, 2013Date of Patent: March 31, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Kenji Kojima
-
Patent number: 8994023Abstract: A thin film transistor array substrate capable of reducing degradation of a device due to degradation of an oxide semiconductor pattern and a method of fabricating the same are provided. The thin film transistor array substrate may include an insulating substrate on which a gate electrode is formed, a gate insulating film formed on the insulating substrate, an oxide semiconductor pattern disposed on the gate insulating film, an anti-etching pattern formed on the oxide semiconductor pattern, and a source electrode and a drain electrode formed on the anti-etching pattern. The oxide semiconductor pattern may include an edge portion positioned between the source electrode and the drain electrode, and the edge portion may include at least one conductive region and at least one non-conductive region.Type: GrantFiled: May 24, 2011Date of Patent: March 31, 2015Assignee: Samsung Display Co., Ltd.Inventors: Hye-Young Ryu, Woo-Geun Lee, Young-Joo Choi, Kyoung-Jae Chung, Jin-Won Lee, Seung-Ha Choi, Hee-Jun Byeon, Pil-Sang Yun
-
Publication number: 20150083986Abstract: Semiconductor devices and structures, such as phase change memory devices, include peripheral conductive pads coupled to peripheral conductive contacts in a peripheral region. An array region may include memory cells coupled to conductive lines. Methods of forming such semiconductor devices and structures include removing memory cell material from a peripheral region and, thereafter, selectively removing portions of the memory cell material from the array region to define individual memory cells in the array region. Additional methods include planarizing the structure using peripheral conductive pads and/or spacer material over the peripheral conductive pads as a planarization stop material. Yet further methods include partially defining memory cells in the array region, thereafter forming peripheral conductive contacts, and thereafter fully defining the memory cells.Type: ApplicationFiled: September 26, 2013Publication date: March 26, 2015Applicant: Micron Technology, Inc.Inventor: Giulio Albini
-
Publication number: 20150084161Abstract: A system interconnect includes a first resistor-capacitor (RC) clamp having a first RC time constant. The system interconnect also includes second RC clamps having a second RC time constant. The first and second RC clamps are arranged along the system interconnect. In addition, the first RC time constant is different from the second RC time constant.Type: ApplicationFiled: September 26, 2013Publication date: March 26, 2015Applicant: QUALCOMM IncorporatedInventors: Eugene Robert WORLEY, Reza JALILIZEINALI, Sreeker DUNDIGAL
-
Publication number: 20150083989Abstract: In accordance with an embodiment, a resistive random access memory device includes a substrate, first and second wiring lines, and a storage cell. The first and second wiring lines are disposed on the substrate so as to intersect each other. The storage cell is disposed between the first and second wiring lines at the intersection of the first and second wiring lines and includes a first electrode, a resistive switching film on the first electrode, a second electrode on the resistive switching film, and a tantalum oxide (TaOx) layer. The first electrode is electrically connected to the first wiring line. The second electrode is electrically connected to the second wiring line. The tantalum oxide (TaOx) layer is disposed between the first electrode and the resistive switching film and is in contact with the resistive switching film.Type: ApplicationFiled: August 29, 2014Publication date: March 26, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hiroyuki ODE, Takeshi Yamaguchi, Takeshi Takagi, Toshiharu Tanaka, Masaki Yamato
-
Patent number: 8987864Abstract: There is provided an array type chip resistor including: a chip body, four pairs of lower electrodes disposed on both sides of a lower surface of the chip body and formed so as to be extended to edges of the chip body, side electrodes formed so that the lower electrodes are extended to sides of the chip body, and a resistor interposed between the lower electrodes on the lower surface of the chip body and electrically connected to the lower electrode through a contact portion, wherein when a width of the side electrode is defined as d1, a distance between adjacent side electrodes is defined as d2, and a height of the side electrode is defined as h, in the case in which d1/d2 is 0.5 to 1.5, a value of h is 4,300/d1 ?m or above and is 0.24d2+87.26 ?m or less.Type: GrantFiled: September 5, 2013Date of Patent: March 24, 2015Assignee: Samsung Electro-Mechanics Co., Ltd.Inventors: Jung Il Kim, Ha Sung Hwang, Hae In Kim, Ichiro Tanaka, Oh Sung Kwon
-
Patent number: 8987695Abstract: A method for fabricating a variable resistance device includes: providing a first insulating layer having a first electrode; forming a first oxide layer including a variable resistance material over the first electrode and the first insulating layer; forming a sacrifice pattern over the first oxide layer; forming a second oxide layer by reacting the first oxide layer exposed by the sacrifice pattern with oxygen; removing the sacrifice pattern; and forming a second electrode over the second oxide layer and the first oxide layer so as to be coupled to the first oxide layer.Type: GrantFiled: January 15, 2013Date of Patent: March 24, 2015Assignee: SK hynix Inc.Inventor: Hye-Jung Choi
-
Publication number: 20150076435Abstract: According to one embodiment, a storage device includes first electrodes, second electrodes, a resistance change layer provided between the first electrodes and the second electrodes, and ion metal particles that are formed in an island form between the first electrodes and the resistance change layer and that contain a metal movable inside the resistance change layer. The first electrodes and the second electrodes are formed of a material which is more unlikely to be ionized as compared to the metal, and the first electrodes are in contact with the resistance change layer in an area around the ion metal particles.Type: ApplicationFiled: March 2, 2014Publication date: March 19, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Yusuke ARAYASHIKI, Hidenori MIYAGAWA, Tomohito KAWASHIMA
-
Publication number: 20150076438Abstract: Examples of the present disclosure include non-volatile resistive memory cells and methods of forming the same. An example of a non-volatile resistive memory cell includes a first portion of the non-volatile resistive memory cell formed as a vertically-extending structure on a first electrode, where the first portion comprises at least one memristive material across a width of the vertically-extending structure. The non-volatile resistive memory cell also includes a second portion formed as a vertically-extending memristive material structure on at least one sidewall of the first portion.Type: ApplicationFiled: July 31, 2012Publication date: March 19, 2015Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.Inventors: Hans S. Cho, Janice H. Nickel, R. Stanley Williams, Jaesung Roh, Jinwon Park, Choi Hyejung, Moonsig Joo, Jiwon Moon, Changgoo Lee, Yongsun Sohn, Jeongtae Kim
-
Publication number: 20150076436Abstract: A method of forming a semiconductor device structure. The method comprises forming a block copolymer assembly comprising at least two different domains over an electrode. At least one metal precursor is selectively coupled to the block copolymer assembly to form a metal-complexed block copolymer assembly comprising at least one metal-complexed domain and at least one non-metal-complexed domain. The metal-complexed block copolymer assembly is annealed in to form at least one metal structure. Other methods of forming a semiconductor device structures are described. Semiconductor device structures are also described.Type: ApplicationFiled: November 18, 2014Publication date: March 19, 2015Inventors: Scott E. Sills, Dan B. Millward
-
Patent number: 8981326Abstract: A phase change memory cell, an array of the phase change memory cells, and a method for fabricating the phase change memory cells. The phase change memory cell includes a bottom electrode, a heating element, and a heat shield. During programming of the phase change memory cell, the bottom electrode passes current to the phase change memory cell. The heating element is electrically coupled to the bottom electrode and generates heat during the programming of the phase change memory cell. The heat shield is thermally conductive and surrounds at least a portion of the heating element. The heat shield conducts heat generated during programming of the phase change memory cell to the bottom electrode.Type: GrantFiled: March 5, 2013Date of Patent: March 17, 2015Assignee: International Business Machines CorporationInventors: Matthew J. BrightSky, Chung H. Lam, Alejandro G. Schrott
-
Patent number: 8981335Abstract: Resistive random access memory (ReRAM) cells can include a ZnTe switching layer and TiN or Pt electrodes. The combination of the switching layer of ZnTe and the electrodes of TiN or Pt is designed to achieve desirable performance characteristics, such as low current leakage as well as low and consistent switching currents. High temperature anneal of the ZnTe switching layer can further improve the performance of the ReRAM cells. The switching layer may be deposited using various techniques, such as sputtering or atomic layer deposition (ALD).Type: GrantFiled: November 6, 2013Date of Patent: March 17, 2015Assignee: Intermolecular, Inc.Inventors: Venkat Ananthan, Prashant B. Phatak
-
Patent number: 8980722Abstract: A variable resistive element comprising a configuration that an area of an electrically contributing region of a variable resistor body is finer than that constrained by an upper electrode or a lower electrode and its manufacturing method are provided. A bump electrode material is formed on a lower electrode arranged on a base substrate. The bump electrode material is contacted to a variable resistor body at a surface different from a contact surface to the lower electrode. The variable resistor body is contacted to an upper electrode at a surface different from a contact surface to the bump electrode material. Thus, a cross point region between the bump electrode material (the variable resistor body) and the upper electrode becomes an electrically contributing region of the variable resistor body, and then an area thereof can be reduced compared with that of the region regarding the conventional variable resistive element.Type: GrantFiled: July 26, 2013Date of Patent: March 17, 2015Assignee: Xenogenic Development Limited Liability CompanyInventors: Yasunari Hosoi, Kazuya Ishihara, Takahiro Shibuya, Tetsuya Ohnishi, Takashi Nakano
-
Patent number: 8980721Abstract: Provided are resistive memory devices and methods of fabricating the same. The resistive memory devices and the methods are advantageous for high integration because they can provide a multilayer memory cell structure. Also, the parallel conductive lines of adjacent layers do not overlap each other in the vertical direction, thus reducing errors in program/erase operations.Type: GrantFiled: November 30, 2012Date of Patent: March 17, 2015Assignee: Electronics and Telecommunications Research InstituteInventor: Sung-Yool Choi
-
Publication number: 20150069316Abstract: The present disclosure provides a semiconductor structure which includes a conductive layer and a resistance configurable structure over the conductive layer. The resistance configurable structure includes a first electrode, a resistance configurable layer over the first electrode, and a second electrode over the resistance configurable layer. The first electrode has a first sidewall, a second sidewall, and a bottom surface on the conductive layer. A joint between the first sidewall and the second sidewall includes an electric field enhancement structure. The present disclosure also provides a method for manufacturing the above semiconductor structure, including patterning a hard mask on a conductive layer; forming a spacer around the hard mask; removing at least a portion of the hard mask; forming a conforming resistance configurable layer on the spacer; and forming a second conductive layer on the conforming resistance configurable layer.Type: ApplicationFiled: September 9, 2013Publication date: March 12, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: PO-HAO LEE, CHUNG-CHENG CHOU, WEN-TING CHU
-
Publication number: 20150069315Abstract: One embodiment in the present disclosure provides a resistor in a resistive random access memory (RRAM). The resistor includes a first electrode; a resistive layer on the first electrode; an electric field enhancement array in the resistive layer; and a second electrode on the resistive layer. The electric field enhancement array includes a plurality of electric field enhancers arranged in a same plane. One embodiment in the present disclosure provides a method of manufacturing a resistor structure in an RRAM. The method comprises (1) forming a first resistive layer on a first electrode; (2) forming a metal layer on the resistive layer; (3) patterning the metal layer to form a metal dot array on the resistive layer; and (4) forming a second electrode on the metal dot array. The metal dot array comprises a plurality of metal dots, and a distance between adjacent metal dots is less than 40 nm.Type: ApplicationFiled: September 6, 2013Publication date: March 12, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: SHENG-HUNG SHIH, WEN-TING CHU, KUO-CHI TU, YU-WEN LIAO, CHIH-YANG CHANG, CHIN-CHIEH YANG, HSIA-WEI CHEN, WEN-CHUN YOU, CHIH-MING CHEN
-
Publication number: 20150072500Abstract: A method of fabricating a resistive random access memory (RRAM) device is disclosed. A plurality of word lines extending along a first direction are formed on a substrate with a recess between the word lines. A spacer-type resistance layer and a top electrode layer are formed on a sidewall of each of the word lines. A photoresist stripe pattern extending along a second direction is then formed on the substrate. The first direction is perpendicular to the second direction. An etching process is performed to remove the top electrode layer and the spacer-type resistance layer not covered by the photoresist stripe pattern to form a plurality of top electrodes. A diode is formed on each of the top electrodes.Type: ApplicationFiled: November 14, 2014Publication date: March 12, 2015Inventors: Chan-Ching Lin, Chen-Hao Huang, Tzung-Bin Huang, Chun-Cheng Chen, Ching-Hua Chen
-
Publication number: 20150072499Abstract: A method of making memory element, including: a first electrode, a memory layer, and a second electrode in this order. The memory layer includes a resistance change layer containing an oxide, and the resistance change layer being provided on the first electrode side, and an ion source layer in a stacking structure of two or more of a unit ion source layer, the unit ion source layer including a first layer and a second layer, the first layer containing one or more of chalcogen elements of tellurium (Te), sulfur (S), and selenium (Se) and an easy-to-move element that is easy to move in the memory layer, and having a density distribution of the easy-to-move element from the first electrode to the second electrode, and the second layer containing a difficult-to-move element that is difficult to move in the memory layer.Type: ApplicationFiled: November 13, 2014Publication date: March 12, 2015Inventors: Kazuhiro Ohba, Tetsuya Mizuguchi, Shuichiro Yasuda, Masayuki Shimuta, Katsuhisa Aratani
-
Publication number: 20150069314Abstract: A memory device according to an embodiment includes an ion metal layer containing a first metal, an opposing electrode, a resistance change layer disposed between the ion metal layer and the opposing electrode, a first layer disposed in a central portion of a space between the ion metal layer and the resistance change layer, and a second layer disposed in an end portion of the space. The first layer contains a second metal. The second layer contains the second metal, and at least one selected from oxygen and nitrogen.Type: ApplicationFiled: January 30, 2014Publication date: March 12, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Yusuke ARAYASHIKI, Kensuke Takahashi
-
Publication number: 20150069318Abstract: A memory device according to an embodiment includes an ion metal layer, an opposing electrode, and a resistance change layer. The ion metal layer contains a first metal and a second metal. The resistance change layer is disposed between the ion metal layer and the opposing electrode. The first metal is able to move repeatedly through an interior of the resistance change layer. The concentration of the first metal in a central portion of the ion metal layer is higher than the concentration of the first metal in an end portion of the ion metal layer.Type: ApplicationFiled: January 30, 2014Publication date: March 12, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Yusuke ARAYASHIKI, Kensuke TAKAHASHI
-
Patent number: 8975149Abstract: According to one embodiment, a resistance-change memory of embodiment includes a first interconnect line extending in a first direction, a second interconnect line extending in a second direction intersecting with the first direction, and a cell unit. The cell unit is provided at an intersection of the first interconnect line and the second interconnect line. The cell unit includes a non-ohmic element having a silicide layer on at least one of first and second ends thereof, and a memory element to store data in accordance with a reversible change in a resistance state. The silicide layer includes a 3d transition metal element which combines with an Si element to form silicide and which has a first atomic radius, and at least one kind of an additional element having a second atomic radius greater than the first atomic radius.Type: GrantFiled: August 20, 2013Date of Patent: March 10, 2015Assignee: Kabushiki Kaisha ToshibaInventor: Takeshi Sonehara
-
Publication number: 20150061076Abstract: At least one three dimensional semiconductor fin is formed from a top semiconductor material of a substrate. A dielectric material is formed along vertical sidewalls and an upper surface of the at least one three dimensional semiconductor fin. A polysilicon resistor is formed on exposed surfaces of the dielectric material and surrounding the at least one semiconductor fin. An interconnect dielectric material is formed above the polysilicon resistor. The interconnect dielectric material has at least one contact structure that extends through the interconnect dielectric to an upper surface of the polysilicon resistor.Type: ApplicationFiled: August 27, 2013Publication date: March 5, 2015Applicant: International Business Machines CorporationInventors: Kangguo Cheng, Bruce B. Doris, Ali Khakifirooz, Alexander Reznicek
-
Publication number: 20150060751Abstract: Memory cells with recessed electrode contacts and methods of forming the same are provided. An example memory cell can include an electrode contact formed in a substrate. An upper surface of the electrode contact is recessed a distance relative to an upper surface of the substrate. A first portion of a memory element is formed on an upper surface of the electrode contact and the upper surface of the substrate.Type: ApplicationFiled: September 5, 2013Publication date: March 5, 2015Applicant: MICRON TECHNOLOGY INC.Inventors: Scott E. Sills, D.V. Nirmal Ramaswamy
-
Publication number: 20150060985Abstract: According to one embodiment, nonvolatile semiconductor memory device includes: a semiconductor layer; element regions separated the semiconductor layer, the element regions; and a memory cell including a first gate insulating film, a charge storage layer, a second gate insulating film, and a control gate electrode provided above the element regions, a peripheral region including a resistance element including a resistance element layer provided above the semiconductor layer via a first insulating film, a dummy layer provided on a part of the resistance element layer via a second insulating film, a third insulating film provided on the resistance element layer at a first distance from the dummy layer, a fourth insulating film provided on the semiconductor layer at a second distance from the resistance element layer, and a contact piercing the third insulating film, and connected to the resistance element layer, the first distance being shorter than the second distance.Type: ApplicationFiled: March 10, 2014Publication date: March 5, 2015Applicant: Kabushiki Kaisha ToshibaInventors: Takashi Kobayashi, Daina Inoue, Hideto Takekida
-
Publication number: 20150060754Abstract: Memory devices having memory cells comprising variable resistance material include an electrode comprising a single nanowire. Various methods may be used to form such memory devices, and such methods may comprise establishing contact between one end of a single nanowire and a volume of variable resistance material in a memory cell. Electronic systems include such memory devices.Type: ApplicationFiled: November 10, 2014Publication date: March 5, 2015Inventors: Jun Liu, Michael P. Violette
-
Publication number: 20150060750Abstract: A memory structure includes a first dielectric layer, having a first top surface, over a conductive structure. A first opening in the first dielectric layer exposes an area of the conductive structure, and has an interior sidewall. A first electrode structure, having a first portion and a second portion, is over the exposed area of the conductive structure. The second portion extends upwardly along the interior sidewall. A resistance variable layer is disposed over the first electrode. A second electrode structure, having a third portion and a fourth portion, is over the resistance variable layer. The third portion has a second top surface below the first top surface of the first dielectric layer. The fourth portion extends upwardly along the resistance variable layer. A second opening is defined by the second electrode structure. At least a part of a second dielectric layer is disposed in the second opening.Type: ApplicationFiled: August 30, 2013Publication date: March 5, 2015Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Fu-Ting Sung, Ching-Pei Hsieh, Chern-Yow Hsu, Shih-Chang Liu, Chia-Shiung Tsai
-
Publication number: 20150061138Abstract: A front-end method of fabricating nickel plated caps over copper bond pads used in a memory device. The method provides protection of the bond pads from an oxidizing atmosphere without exposing sensitive structures in the memory device to the copper during fabrication.Type: ApplicationFiled: November 6, 2014Publication date: March 5, 2015Inventors: John Moore, Joseph F. Brooks
-
Publication number: 20150064873Abstract: An internal electrical field in a resistive memory element can be formed to reduce the forming voltage. The internal electric field can be formed by incorporating one or more charged layers within the switching dielectric layer of the resistive memory element. The charged layers can include adjacent charge layers to form dipole layers. The charged layers can be formed at or near the interface of the switching dielectric layer with an electrode layer. Further, the charged layer can be oriented with lower valence substitution side towards lower work function electrode, and higher valence substitution side towards higher work function electrode.Type: ApplicationFiled: October 29, 2014Publication date: March 5, 2015Inventors: Sergey Barabash, Charlene Chen, Dipankar Pramanik
-
Patent number: 8969168Abstract: Provided is a method for manufacturing a variable resistance element, the method including: forming a first electrode material layer above a substrate; forming a first tantalum oxide material layer; forming a second tantalum oxide material layer; forming a second electrode material layer; and annealing at least the first tantalum oxide material layer after forming the first tantalum oxide material layer and before forming the second electrode material layer, wherein an oxygen content percentage of one of the first tantalum oxide material layer and the second tantalum oxide material layer is higher than an oxygen content percentage of the other.Type: GrantFiled: January 30, 2012Date of Patent: March 3, 2015Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventors: Takeki Ninomiya, Yukio Hayakawa, Takumi Mikawa, Takeshi Takagi
-
Patent number: 8969844Abstract: Provided are resistive random access memory (ReRAM) cells and methods of fabricating thereof. The methods may include forming a first layer on a substrate, where the first layer is operable as a bottom electrode. The methods may also include forming a second layer, where the second layer includes a resistive portion and a resistive switching portion. The resistive portion may be configured to determine, at least in part, an electrical resistivity of the resistive switching nonvolatile memory element. The resistive portion may have a substantially constant resistance. The resistive portion may include, at least in part, a conductive silicon oxide. The resistive switching portion may be configured to switch between a first resistive state and a second resistive state. The resistive switching portion may include, at least in part, silicon oxide. The methods may also include forming a third layer, where the third layer is operable as a top electrode.Type: GrantFiled: December 23, 2013Date of Patent: March 3, 2015Assignee: Intermolecular, Inc.Inventor: Yun Wang