Resistor Patents (Class 438/382)
-
Publication number: 20150053908Abstract: A device with programmable resistance comprising memristive material between conductive electrodes on a substrate or in a film stack on a substrate is provided. During fabrication of a memristive device, a memristive layer may be hydrated after deposition of the memristive layer. The hydration of the memristive layer may be performed utilizing thermal annealing in a reducing ambient, implant or plasma treatment in a reducing ambient, or a deionized water rinse. Additionally, plasma-assisted etching of an electrode may be performed with hydration or in place of hydration to electroform devices in a batch, in situ process. The memristive device may be electroformed at low voltage and passivated to allow for device operation in air. Further, the memristive device is suitable for high throughput manufacturing.Type: ApplicationFiled: March 11, 2013Publication date: February 26, 2015Applicant: PrivatranInventor: Burt Fowler
-
Publication number: 20150053909Abstract: A nonlinear memristor includes a bottom electrode, a top electrode, and an insulator layer between the bottom electrode and the top electrode. The insulator layer comprises a metal oxide. The nonlinear memristor further includes a switching channel within the insulator layer, extending from the bottom electrode toward the top electrode, and a nano-cap layer of a metal-insulator-transition material between the switching channel and the top electrode. The top electrode comprises the same metal as the metal in the metal-insulator-transition material.Type: ApplicationFiled: April 25, 2012Publication date: February 26, 2015Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, LP.Inventors: Jianhua Yang, Max Zhang, Matthew D. Pickett, R. Stanley Williams
-
Patent number: 8962387Abstract: Some embodiments include methods of forming memory cells in which a metal oxide material is formed over a first electrode material, an oxygen-sink material is formed over and directly against the metal oxide material, and a second electrode material is formed over the oxygen-sink material. The second electrode material is of a different composition than the oxygen-sink material. The metal oxide material is treated to transfer oxygen from a region of the metal oxide material to the oxygen-sink material and thereby subdivide the metal oxide material into at least two regions, with one of the regions nearest the oxygen-sink material being relatively oxygen depleted relative to another of the regions.Type: GrantFiled: October 15, 2013Date of Patent: February 24, 2015Assignee: Micron Technology, Inc.Inventors: Gurtej S. Sandhu, Bhaskar Srinivasan
-
Patent number: 8963116Abstract: A device is disclosed. The device includes a top electrode, a bottom electrode and a storage element between the top and bottom electrodes. The storage element includes a heat generating element disposed on the bottom electrode, a phase change element wrapping around an upper portion of the heat generating element, and a dielectric liner sandwiched between the phase change element and the heat generating element.Type: GrantFiled: October 30, 2012Date of Patent: February 24, 2015Assignee: GLOBALFOUNDRIES Singapore Pte. Ltd.Inventors: Khee Yong Lim, Zufa Zhang
-
Patent number: 8962422Abstract: A method of fabricating a semiconductor device includes etching a substrate to form a field trench defining an active region and a lower gate pattern on the active region, the lower gate pattern including a tunneling insulating pattern and a lower gate electrode pattern, filling a field insulating material in the field trench to form a field region, forming an upper gate pattern on the lower gate pattern, sequentially forming a stopping layer and a buffer layer on the field region and the upper gate pattern, forming a first resistive pattern on the buffer layer of the field region, and forming a second resistive pattern on the buffer layer on the upper gate pattern, forming an interlayer insulating layer covering the first and second resistive patterns, and performing a planarization process to remove a top surface of the interlayer insulating layer and to remove the second resistive pattern.Type: GrantFiled: March 14, 2013Date of Patent: February 24, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Ho-Jun Seong, Jae-Hwang Sim
-
Patent number: 8962421Abstract: A method for fabricating a FinFET integrated circuit includes depositing a first polysilicon layer at a first end of a diffusion region and a second polysilicon layer at a second end of the diffusion region; diffusing an n-type material into the diffusion region to form a diffused resistor; and epitaxially growing a silicon material between the first and second polysilicon layers to form fins structures over the diffused resistor and spanning between the first and second polysilicon layers.Type: GrantFiled: November 15, 2012Date of Patent: February 24, 2015Assignee: GLOBALFOUNDRIES, Inc.Inventors: Gopal Srinivasan, Andy Wei, Dinesh Somasekhar, Ali Keshavarzi, Subi Kengeri
-
Patent number: 8962438Abstract: Provided are a variable resistance memory device and a method of forming the same. The variable resistance memory device may include a substrate, a plurality of bottom electrodes on the substrate, and a first interlayer insulating layer including a trench formed therein. The trench exposes the bottom electrodes and extends in a first direction. The variable resistance memory device further includes a top electrode provided on the first interlayer insulating layer and extending in a second direction crossing the first direction and a plurality of variable resistance patterns provided in the trench and having sidewalls aligned with a sidewall of the top electrode.Type: GrantFiled: September 20, 2013Date of Patent: February 24, 2015Assignee: Samsung Electronics Co., Ltd.Inventors: Jeonghee Park, Hideki Horii, Hyeyoung Park, Jin Ho Oh, Hyun-Suk Kwon
-
Patent number: 8963114Abstract: The present disclosure provides a resistive random access memory (RRAM) cells and methods of making the same. The RRAM cell includes a transistor and an RRAM structure. The RRAM structure includes a bottom electrode having a via portion and a top portion, a resistive material layer on the bottom electrode having a width that is same as a width of the top portion of the bottom electrode; a capping layer over the bottom electrode, a first spacer surrounding the capping layer and a top electrode, a second spacer surround the top portion of the bottom electrode and the first spacer, and the top electrode. The RRAM cell further includes a conductive material connecting the top electrode of the RRAM structure to a metal layer.Type: GrantFiled: March 6, 2013Date of Patent: February 24, 2015Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Wen Liao, Wen-Ting Chu, Kuo-Chi Tu, Chih-Yang Chang, Chin-Chieh Yang, Hsia-Wei Chen, Ching-Pei Hsieh
-
Patent number: 8962466Abstract: A metal oxide formed by in situ oxidation assisted by radiation induced photo-acid is described. The method includes depositing a photosensitive material over a metal surface of an electrode. Upon exposure to radiation (for example ultraviolet light), a component, such as a photo-acid generator, of the photosensitive material forms an oxidizing reactant, such as a photo acid, which causes oxidation of the metal at the metal surface. As a result of the oxidation, a layer of metal oxide is formed. The photosensitive material can then be removed, and subsequent elements of the component can be formed in contact with the metal oxide layer. The metal oxide can be a transition metal oxide by oxidation of a transition metal. The metal oxide layer can be applied as a memory element in a programmable resistance memory cell. The metal oxide can be an element of a programmable metallization cell.Type: GrantFiled: May 15, 2013Date of Patent: February 24, 2015Assignee: Macronix International Co., Ltd.Inventors: Feng-Min Lee, Erh-Kun Lai, Wei-Chih Chien, Ming-Hsiu Lee, Chih-Chieh Yu
-
Patent number: 8963224Abstract: Provided is a semiconductor device including, on the same semiconductor substrate, a transistor element, a capacitor, and a resistor. The capacitor is formed on an active region, and the resistor is formed on an element isolation region, both formed of the same polysilicon film. By CMP or etch-back, the surface is ground down while planarizing the surface until a resistor has a desired thickness. Owing to a difference in height between the active region and the element isolation region, a thin resistor and a thick upper electrode of the capacitor are formed to prevent passing through of a contact.Type: GrantFiled: October 8, 2013Date of Patent: February 24, 2015Assignee: Seiko Instruments Inc.Inventors: Ayako Inoue, Kazuhiro Tsumura
-
Publication number: 20150050794Abstract: Devices and method based on disclosed technology include, among others, a method for capable of providing asymmetrical arrangement of hole patterns while improving non-uniformity of an electronic device. Specifically, a method for fabricating hole patterns in one implementation includes forming a mask pattern which is defined with hole patterns of an asymmetrical arrangement with different longitudinal and transverse intervals, over a layer to be etched; and etching the layer to be etched, using the mask pattern as an etch barrier.Type: ApplicationFiled: December 31, 2013Publication date: February 19, 2015Applicant: SK HYNIX INC.Inventors: Jae-Heon Kim, Sung-Koo Lee
-
Publication number: 20150048480Abstract: Some novel features pertain to a semiconductor device that includes a substrate, a first cavity that traverses the substrate. The first cavity is configured to be occupied by a interconnect material (e.g., solder ball). The substrate also includes a first metal layer coupled to a first side wall of the first cavity. The substrate further includes a first integrated passive device (IPD) on a first surface of the substrate, the first IPD coupled to the first metal layer. In some implementations, the substrate is a glass substrate. In some implementations, the first IPD is one of at least a capacitor, an inductor and/or a resistor. In some implementations, the semiconductor device further includes a second integrated passive device (IPD) on a second surface of the substrate. The second IPD is coupled to the first metal layer.Type: ApplicationFiled: August 16, 2013Publication date: February 19, 2015Applicant: QUALCOMM IncorporatedInventors: Daeik Daniel Kim, Young Kyu Song, Changhan Hobie Yun, Mario Francisco Velez, Chengjie Zuo, Jonghae Kim, Xiaonan Zhang, Ryan David Lane
-
Publication number: 20150048297Abstract: A manufacture includes a first electrode having an upper surface, a second electrode having a lower surface directly over the upper surface of the first electrode, a resistance variable film between the first electrode and the second electrode, and a first conductive member on and surrounding an upper portion of the second electrode.Type: ApplicationFiled: August 16, 2013Publication date: February 19, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ching-Pei HSIEH, Yu-Hsing CHANG, Chern-Yow HSU, Shih-Chang LIU, Chia-Shiung TSAI
-
Publication number: 20150048291Abstract: A phase change memory cell. The phase change memory cell includes a substrate and a phase change material. The phase change material is deposited on the substrate for performing a phase change function in the phase change memory cell. The phase change material is an alloy having a mass density change of less than three percent during a transition between an amorphous phase and a crystalline phase.Type: ApplicationFiled: August 16, 2013Publication date: February 19, 2015Applicants: Macronix International Company, Ltd., INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Huai-Yu Cheng, Simone Raoux
-
Publication number: 20150050795Abstract: A variable-resistance material memory (VRMM) device includes a container conductor disposed over an epitaxial semiconductive prominence that is coupled to a VRMM. A VRMM device may also include a conductive plug in a recess that is coupled to a VRMM. A VRMM array may also include a conductive plug in a surrounding recess that is coupled to a VRMM. Apparatuses include the VRMM with one of the diode constructions.Type: ApplicationFiled: November 3, 2014Publication date: February 19, 2015Inventors: Jun Liu, Michael P. Violette
-
Publication number: 20150048298Abstract: A manufacture includes a first electrode having an upper surface and a side surface, a resistance variable film over the first electrode, and a second electrode over the resistance variable film. The resistance variable film extends along the upper surface and the side surface of the first electrode. The second electrode has a side surface. A portion of the side surface of the first electrode and a portion of the side surface of the second electrode sandwich a portion of the resistance variable film.Type: ApplicationFiled: August 16, 2013Publication date: February 19, 2015Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Ching-Pei HSIEH, Fu-Ting SUNG, Chern-Yow HSU, Shih-Chang LIU, Chia-Shiung TSAI
-
Publication number: 20150050788Abstract: The present invention is a method for forming a self-aligned, three dimensional structure in a crystalline surface and then converting that self-aligned, three dimensional structure into an array of diodes or current switches so as to minimize reverse leakage in the resulting array.Type: ApplicationFiled: February 15, 2012Publication date: February 19, 2015Applicant: Contour Semiconductor, Inc.Inventor: Daniel Robert Shepard
-
Publication number: 20150041750Abstract: An embodiment of the present invention provides a resistive memory device and a method for fabricating the same. The resistive memory device includes a substrate and a plurality of memory cells spaced with each other over the substrate, each memory cell including a lower electrode, a resistive layer and an upper electrode, wherein the lower electrode is disposed over the substrate, the resistive layer is disposed over the lower electrode and the upper electrode is disposed over the resistive layer, and the resistive layer includes a resistive material portion and at least one doped resistive portion doped with an element for adjusting a resistance state.Type: ApplicationFiled: October 11, 2012Publication date: February 12, 2015Inventors: Yimao Cai, Jun Mao, Huiwei Wu
-
Publication number: 20150044850Abstract: Semiconductor memory devices, resistive memory devices, memory cell structures, and methods of forming a resistive memory cell are provided. One example method of a resistive memory cell can include a number of dielectric regions formed between two electrodes, and a barrier dielectric region formed between each of the dielectric regions. The barrier dielectric region serves to reduce an oxygen diffusion rate associated with the dielectric regions.Type: ApplicationFiled: August 29, 2014Publication date: February 12, 2015Inventors: Matthew N. Rocklein, D.V. Nirmal Ramaswamy
-
Publication number: 20150041749Abstract: A method of forming a memory cell includes forming an outer electrode material elevationally over and directly against a programmable material. The programmable material and the outer electrode material contact one another along an interface. Protective material is formed elevationally over the outer electrode material. Dopant is implanted through the protective material into the outer electrode material and the programmable material and across the interface to enhance adhesion of the outer electrode material and the programmable material relative one another across the interface. Memory cells are also disclosed.Type: ApplicationFiled: August 6, 2013Publication date: February 12, 2015Applicant: Micron Technology, Inc.Inventors: Lequn Jennifer Liu, Stephen W. Russell, Fabio Pellizzer, Swapnil Lengade
-
Publication number: 20150044849Abstract: Three dimension memory arrays and methods of forming the same are provided. An example three dimension memory array can include a stack comprising a plurality of first conductive lines separated from one another by at least an insulation material, and at least one conductive extension arranged to extend substantially perpendicular to the plurality of first conductive lines, such that the at least one conductive extension intersects a portion of at least one of the plurality of first conductive lines. Storage element material is formed around the at least one conductive extension. Cell select material is formed around the at least one conductive extension.Type: ApplicationFiled: August 27, 2014Publication date: February 12, 2015Inventor: Federico Pio
-
Publication number: 20150044851Abstract: A resistive random access memory and a method for fabricating the same are provided. The method includes forming a bottom electrode on a substrate; forming a metal oxide layer on the bottom electrode; forming an oxygen atom gettering layer on the metal oxide layer; forming a first top electrode sub-layer on the oxygen atom gettering layer; forming a second top electrode sub-layer on the first top electrode sub-layer, wherein the first top electrode sub-layer and the second top electrode sub-layer comprise a top electrode; and subjecting the metal oxide layer and the oxygen atom gettering layer to a thermal treatment, driving the oxygen atoms of the metal oxide layer to migrate into and react with the oxygen atom gettering layer, resulting in a plurality of oxygen vacancies within the metal oxide layer.Type: ApplicationFiled: October 22, 2014Publication date: February 12, 2015Inventors: HENG-YUAN LEE, PANG-SHIU CHEN, TAI-YUAN WU, CHING-CHIUN WANG
-
Publication number: 20150044852Abstract: An RRAM includes a resistive layer including a dielectric layer and surplus oxygen ions or nitrogen ions from a treatment on the dielectric layer after the dielectric layer is formed. When the RRAM is applied with a voltage, the oxygen ions or nitrogen ions occupy vacancies in the dielectric layer to increase resistance of the resistive layer. When the RRAM is applied with another voltage, the oxygen ions or nitrogen ions are removed from the vacancies to lower the resistance of the resistive layer.Type: ApplicationFiled: October 28, 2014Publication date: February 12, 2015Inventors: Chun-I Hsieh, Chang-Rong Wu, Neng-Tai Shih
-
Publication number: 20150041746Abstract: A method of manufacture of a non-volatile memory system comprising: forming a dielectric layer having a hole; depositing a first electrode in the hole of the dielectric layer; applying an ion source layer over the first electrode; and depositing a second electrode over the ion source layer including: depositing an interface layer on the ion source layer, and applying a cap layer on the interface layer.Type: ApplicationFiled: August 9, 2013Publication date: February 12, 2015Applicant: SONY CORPORATIONInventors: Shuichiro Yasuda, Dale Collins, Scott E. Sills
-
Publication number: 20150041754Abstract: A chalcogenide-based programmable conductor memory device and method of forming the device, wherein a nanoparticle is provided between an electrode and a chalcogenide glass region. The method of forming the nanoparticle utilizes a template over the electrode or random deposition of the nanoparticle.Type: ApplicationFiled: October 27, 2014Publication date: February 12, 2015Inventors: Jun Liu, Kristy A. Campbell
-
Publication number: 20150044832Abstract: A resistive random access memory may include a memory array and a periphery around the memory array. Decoders in the periphery may be coupled to address lines in the array by forming a metallization in the periphery and the array at the same time using the same metal deposition. The metallization may form row lines in the array.Type: ApplicationFiled: September 19, 2014Publication date: February 12, 2015Inventors: Cristina Casellato, Carmela Cupeta, Michele Magistretti, Fabio Pellizzer, Roberto Somaschini
-
Patent number: 8952349Abstract: A switching device includes a substrate; a first electrode formed over the substrate; a second electrode formed over the first electrode; a switching medium disposed between the first and second electrode; and a nonlinear element disposed between the first and second electrodes and electrically coupled in series to the first electrode and the switching medium. The nonlinear element is configured to change from a first resistance state to a second resistance state on application of a voltage greater than a threshold.Type: GrantFiled: August 6, 2013Date of Patent: February 10, 2015Assignee: Crossbar, Inc.Inventors: Wei Lu, Sung Hyun Jo
-
Patent number: 8952348Abstract: A nonvolatile memory device group includes: (A) a first insulating layer; (B) a second insulating layer that has a first concavity and a second concavity communicating with the first concavity and having a width larger than that of the first concavity and that is disposed on the first insulating layer; (C) a plurality of electrodes that are disposed in the first insulating layer and the top surface of which is exposed from the bottom surface of the first concavity; (D) an information storage layer that is formed on the side walls and the bottom surfaces of the first concavity and the second concavity; and (E) a conductive material layer that is filled in a space surrounded with the information storage layer in the second concavity.Type: GrantFiled: July 17, 2013Date of Patent: February 10, 2015Assignee: Sony CorporationInventors: Jun Sumino, Motonari Honda
-
Patent number: 8952350Abstract: A non-volatile memory device of the present invention comprises a first electrode; a variable resistance layer formed on and above the first electrode; a second electrode formed on and above the variable resistance layer; a side wall protective layer having an insulativity and covering a side wall of the first electrode, a side wall of the variable resistance layer and a side wall of the second electrode; and an electrically-conductive layer connected to the second electrode; the non-volatile memory device including a connection layer which is provided between the second electrode and the electrically-conductive layer to connect the second electrode and the electrically-conductive layer to each other, and comprises an electrically-conductive material different from a material constituting the electrically-conductive layer; wherein the side wall protective layer extends across the second electrode to a position which is above an upper end of the second electrode and below an upper end of the connection layer sType: GrantFiled: September 26, 2013Date of Patent: February 10, 2015Assignee: Panasonic Intellectual Property Management Co., Ltd.Inventors: Hideaki Murase, Yoshio Kawashima, Atsushi Himeno
-
Patent number: 8951859Abstract: A method for fabricating passive devices such as resistors and capacitors for a 3D non-volatile memory device. In a peripheral area of a substrate, alternating layers of a dielectric such as oxide and a conductive material such as heavily doped polysilicon or metal silicide are provided in a stack. The substrate includes one or more lower metal layers connected to circuitry. One or more upper metal layers are formed above the stack. Contact structures are formed which extend from the layers of conductive material to portions of the one or more upper metal layers so that the layers of conductive material are connected to one another in parallel or serially by the contact structures and the at least one upper metal layer. Additional contact structures can connect the circuitry to the one or more upper metal layers. The passive device can be fabricated concurrently with a 3D memory array using common processing steps.Type: GrantFiled: November 21, 2011Date of Patent: February 10, 2015Assignee: SanDisk Technologies Inc.Inventors: Masaaki Higashitani, Peter Rabkin
-
Patent number: 8951832Abstract: Variable-resistance memory material cells are contacted by vertical bottom spacer electrodes. Variable-resistance material memory spacer cells are contacted along the edge by electrodes. Processes include the formation of the bottom spacer electrodes as well as the variable-resistance material memory spacer cells. Devices include the variable-resistance memory cells.Type: GrantFiled: March 17, 2014Date of Patent: February 10, 2015Assignee: Micron Technology, Inc.Inventor: Jun Liu
-
Publication number: 20150037959Abstract: Embodiments generally include a method of forming a nonvolatile memory device that contains a resistive switching memory element that has an improved device switching capacity by using multiple layers of variable resistance layers. In one embodiment, the resistive switching element comprises at least three layers of variable resistance materials to increase the number of logic states. Each variable resistance layer may have an associated high resistance state and an associated low resistance state. As the resistance of each variable resistance layer determines the digital data bit that is stored, the multiple variable resistance layers per memory element allows for additional data storage without the need to further increase the density of nonvolatile memory devices.Type: ApplicationFiled: October 20, 2014Publication date: February 5, 2015Inventor: Tony P. Chiang
-
Publication number: 20150039785Abstract: An electronic device includes a semiconductor memory. The semiconductor memory includes an odd-numbered layer structure disposed over a substrate and including a plurality of first lines which extend in a first direction; an even-numbered layer structure disposed over the substrate and including a plurality of second lines which extend in a second direction crossing the first direction; and resistance variable layers interposed between the first lines, between the second lines, and between the first lines and the second lines, wherein the odd-numbered layer structure and the even-numbered layer structure are alternately stacked over the substrate.Type: ApplicationFiled: December 11, 2013Publication date: February 5, 2015Applicant: SK HYNIX INC.Inventor: Hae-Chan PARK
-
Patent number: 8946670Abstract: A three-dimensional semiconductor device, a resistive variable memory device including the same, and a method of manufacturing the same are provided. The 3D semiconductor device includes a source formed of a first semiconductor material, a channel layer formed on the source and formed of the first semiconductor material, a lightly doped drain (LDD) region formed on the channel layer and formed of a second semiconductor material having a higher oxidation rate than that of the first semiconductor material, a drain formed on the LDD region and formed of the first semiconductor material, and a gate insulating layer formed on outer circumferences of the channel layer, the LDD region, and the drain.Type: GrantFiled: November 8, 2013Date of Patent: February 3, 2015Assignee: SK Hynix Inc.Inventor: Nam Kyun Park
-
Patent number: 8946667Abstract: A method for forming a resistive switching device. The method includes providing a substrate having a surface region and forming a first dielectric material overlying the surface region of the substrate. A first wiring structure overlies the first dielectric material. The method forms a first electrode material overlying the first wiring structure and a resistive switching material comprising overlying the first electrode material. An active metal material is formed overlying the resistive switching material. The active metal material is configured to form an active metal region in the resistive switching material upon application of a thermal energy characterized by a temperature no less than about 100 Degree Celsius. In a specific embodiment, the method forms a blocking material interposing the active metal material and the resistive switching material to inhibit formation of the active metal region in the resistive switching material during the subsequent processing steps.Type: GrantFiled: April 13, 2012Date of Patent: February 3, 2015Assignee: Crossbar, Inc.Inventors: Mark Harold Clark, Steven Maxwell, Harry Gee, Natividad Vasquez
-
Patent number: 8946857Abstract: A semiconductor device includes a semiconductor substrate, a heat generating device, and a heat radiating part. The heat generating device is provided on the semiconductor substrate, and the heat radiating part is provided above the heat generating device. The heat radiating part is thermally coupled with the semiconductor substrate through at least one contact part.Type: GrantFiled: November 23, 2011Date of Patent: February 3, 2015Assignees: Fujitsu Limited, Fujitsu Semiconductor LimitedInventors: Mitsuaki Igeta, Takashi Suzuki
-
Patent number: 8946668Abstract: Disclosed is a semiconductor device including a resistive change element between a first wiring and a second wiring, which are arranged in a vertical direction so as to be adjacent to each other, with an interlayer insulation film being interposed on a semiconductor substrate. The resistive change element includes a lower electrode, a resistive change element film made of a metal oxide and an upper electrode. Since the upper electrode on the resistive change element film is formed as part of a plug for the second wiring, a structure in which a side surface of the upper electrode is not in direct contact with the side surface of the metal oxide or the lower electrode is provided so that it is possible to realize excellent device characteristics, even when a byproduct is adhered to the side wall of the metal oxide or the lower electrode in the etching thereof.Type: GrantFiled: January 21, 2011Date of Patent: February 3, 2015Assignee: NEC CorporationInventors: Yukishige Saito, Kimihiko Ito, Hiromitsu Hada
-
Patent number: 8946669Abstract: A method for forming a resistive memory device includes providing a substrate comprising a first metal material, forming a conductive silicon-bearing layer on top of the first metal material, wherein the conductive silicon-bearing layer comprises an upper region and a lower region, and wherein the lower region is adjacent to the first metal material, forming an amorphous layer from the upper region of the conductive silicon-bearing layer, and disposing an active metal material above the amorphous layer.Type: GrantFiled: August 15, 2012Date of Patent: February 3, 2015Assignee: Crossbar, Inc.Inventors: Sung Hyun Jo, Kuk-Hwan Kim, Tanmay Kumar
-
Patent number: 8945949Abstract: A method for fabricating a variable resistance memory device in accordance with an embodiment of the present invention includes: sequentially forming a first conductive layer and a variable resistance layer on a substrate; forming stacked structures in which first conductive lines and variable resistance lines are sequentially stacked by selectively etching the variable resistance layer and the first conductive layer; forming an insulating layer to fill a space between the stacked structures; forming a second conductive layer on the insulating layer and the stacked structures; and forming a second conductive line and a variable resistance pattern by etching the second conductive layer and the variable resistance line using mask patterns in a line type extending in a direction intersecting the stacked structures.Type: GrantFiled: August 27, 2012Date of Patent: February 3, 2015Assignee: SK Hynix Inc.Inventor: Sang Min Hwang
-
Publication number: 20150028284Abstract: Memory cells having a select device material located between a first electrode and a second electrode, a memory element located between the second electrode and a third electrode, and a number of conductive diffusion barrier materials located between a first portion of the memory element and a second portion of the memory element. Memory cells having a select device comprising a select device material located between a first electrode and a second electrode, a memory element located between the second electrode and a third electrode, and a number of conductive diffusion barrier materials located between a first portion of the select device and a second portion of the select device. Manufacturing methods are also described.Type: ApplicationFiled: July 26, 2013Publication date: January 29, 2015Applicant: Micron Technology, Inc.Inventors: Andrea Gotti, F. Daniel Gealy, Davide Columbo
-
Publication number: 20150031185Abstract: The method includes forming an array of first separation walls on an underlying layer. A block co-polymer (BCP) layer is formed to fill inside regions of the first separation walls and gaps between the first separation walls. The BCP layer is phase-separated to include first domains that provide second separation walls covering inner sidewalls and outer sidewalls of the first separation walls and second domains that are separated from each other by the first domains.Type: ApplicationFiled: December 23, 2013Publication date: January 29, 2015Applicant: SK HYNIX INC.Inventors: Keun Do BAN, Jung Gun HEO, Cheol Kyu BOK, Myoung Soo KIM
-
Publication number: 20150028279Abstract: A resistive switching device includes a first electrode and a transition metal oxide layer formed on the first electrode. An oxygen scavenging electrode is formed on the transition metal oxide wherein the oxygen scavenging electrode removes oxygen from the transition metal oxide layer to increase formation of oxygen vacancies in the transition metal oxide layer to enable a switching mode when a bias is applied between the first electrode and the oxygen scavenging electrode.Type: ApplicationFiled: July 23, 2013Publication date: January 29, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Marinus J. Hopstaken, Jeehwan Kim, Seyoung Kim, Mark B. Ritter
-
Publication number: 20150029775Abstract: The present disclosure includes memory cell array structures and methods of forming the same. One such array includes a stack structure comprising a memory cell between a first conductive material and a second conductive material. The memory cell can include a select element and a memory element. The array can also include an electrically inactive stack structure located at an edge of the stack structure.Type: ApplicationFiled: July 24, 2013Publication date: January 29, 2015Applicant: Micron Technology, Inc.Inventors: Marcello Ravasio, Samuele Sciarrillo, Roberto Somaschini, Gabriel L. Donadio
-
Publication number: 20150028280Abstract: Memory cell architectures and methods of forming the same are provided. An example memory cell can include a switch element and a memory element formed in series with the switch element. A smallest lateral dimension of the switch element is different than a smallest lateral dimension of the memory element.Type: ApplicationFiled: July 26, 2013Publication date: January 29, 2015Applicant: Micron Technology, Inc.Inventors: Samuele Sciarrillo, Marcello Ravasio
-
Publication number: 20150029787Abstract: Disclosed herein are resistive switching devices having, e.g., an amorphous layer comprised of an insulating aluminum-based or silicon-based material and a conducting material. The amorphous layer may be disposed between two or more electrodes and be capable of switching between at least two resistance states. Circuits and memory devices including resistive switching devices are also disclosed, and a composition of matter involving an insulating aluminum-based or an silicon-based material and a conducting material. Also disclosed herein are methods for switching the resistance of an amorphous material.Type: ApplicationFiled: October 3, 2014Publication date: January 29, 2015Inventors: I-Wei Chen, Xiang Yang
-
Publication number: 20150028282Abstract: resistance switching device having a high resistance variation ratio, an excellent response characteristic, an excellent resistance memory characteristic (retention characteristics) and an excellent repeat resistance. The resistance switching device comprises an n-type oxide semiconductor and first and second electrodes which are disposed so as to interpose at least a part of the n-type oxide semiconductor therebetween wherein a Schottky junction which provides resistance variation/memory characteristics by the application of voltage having different polarities between the first and second electrodes is formed at an interface between the n-type oxide semiconductor and the first electrode; and the first electrode is positioned such that it is in contact with the n-type oxide semiconductor, and has a lower layer which is formed from Au oxide or a Pt oxide or Au or Pt containing oxygen having the thickness of 1-50 nm.Type: ApplicationFiled: August 13, 2014Publication date: January 29, 2015Inventors: Sakyo Hirose, Naoki Ohashi, Hideki Yoshikawa
-
Patent number: 8940612Abstract: An integrated circuit containing a metal gate transistor and a thin polysilicon resistor may be formed by forming a first layer of polysilicon and removed it in an area for the thin polysilicon resistor. A second layer of polysilicon is formed over the first layer of polysilicon and in the area for the thin polysilicon resistor. The thin polysilicon resistor is formed in the second layer of polysilicon and the sacrificial gate is formed in the first layer of polysilicon and the second layer of polysilicon. A PMD layer is formed over the second layer of polysilicon and a top portion of the PMD layer is removed so as to expose the sacrificial gate but not expose the second layer of polysilicon in the thin polysilicon resistor. The sacrificial gate is removed and a metal replacement gate is formed.Type: GrantFiled: November 8, 2013Date of Patent: January 27, 2015Assignee: Texas Instruments IncorporatedInventor: Kamel Benaissa
-
Patent number: 8940598Abstract: A method for adding a low TCR resistor to a baseline CMOS manufacturing flow. A method of forming a low TCR resistor in a CMOS manufacturing flow. A method of forming an n-type and a p-type transistor with a low TCR resistor in a CMOS manufacturing flow.Type: GrantFiled: November 3, 2011Date of Patent: January 27, 2015Assignee: Texas Instruments IncorporatedInventors: Greg Charles Baldwin, Kamel Benaissa, Sarah Liu, Song Zhao
-
Publication number: 20150021542Abstract: A memory cell of a resistive random access memory and a manufacturing method thereof are provided. The method includes the following steps. A first electrode is formed. A metal oxide layer is formed on the first electrode. An electrode buffer stacked layer is formed on the metal oxide layer and includes a first buffer layer and a second buffer layer, and the first buffer layer is located between the second buffer layer and the metal oxide layer. The second buffer layer reacts with oxygen from the first buffer layer more strongly than the first buffer layer reacts with oxygen from the metal oxide layer. A second electrode layer is formed on the electrode buffer stacked layer.Type: ApplicationFiled: October 9, 2014Publication date: January 22, 2015Inventors: Heng-Yuan Lee, Pei-Yi Gu, Yu-Sheng Chen
-
Publication number: 20150024571Abstract: A resistive memory device capable of implementing a multi-level cell (MLC) and a fabrication method thereof are provided. The resistive memory device includes a lower electrode connected to a switching device and including a first node and a second node formed on a top thereof to be spaced at a fixed interval, a phase-change material pattern formed on the first node and the second node, an upper electrode formed on the phase-change material pattern, a conductive material layer formed on a top and outer sidewall of the upper electrode, a first contact plug formed on one edge of the upper electrode to be connected to the upper electrode and the conductive material layer, and a second contact plug formed on the other edge of the upper electrode to be connected to the upper electrode and the conductive material layer.Type: ApplicationFiled: October 10, 2014Publication date: January 22, 2015Inventor: Jae Min OH