Implantation Of Ion Into Conductor Patents (Class 438/659)
-
Patent number: 7112484Abstract: An integrated programmable conductor memory cell and diode device in an integrated circuit comprises a diode and a glass electrolyte element, the glass electrolyte element having metal ions mixed or dissolved therein and being able to selectively form a conductive pathway under the influence of an applied voltage. In one embodiment, both the diode and the memory cell comprise a chalcogenide glass, such as germanium selenide (e.g., Ge2Se8 or Ge25Se75). The first diode element comprises a chalcogenide glass layer having a first conductivity type, the second diode element comprises a chalcogenide glass layer doped with an element such as bismuth and having a second conductivity type opposite to the first conductivity type and the memory cell comprises a chalcogenide glass element with silver ions therein. In another embodiment, the diode comprises silicon and there is a diffusion barrier layer between the diode and the chalcogenide glass memory element.Type: GrantFiled: December 6, 2004Date of Patent: September 26, 2006Assignee: Micron Technology, Inc.Inventor: Terry L. Gilton
-
Patent number: 7101787Abstract: A system and method is disclosed for minimizing increases in via resistance by applying a nitrogen plasma after a titanium liner deposition. A via in a semiconductor device is formed by placing a metal layer on a substrate and placing a layer of anti-reflective coating (ARC) titanium nitride (TiN) over the metal layer. A layer of dielectric material is placed over the ARC TiN layer and a via passage is etched through the dielectric and partially through the ARC TiN layer. A titanium layer is then deposited and subjected to a nitrogen plasma process. The nitrogen plasma converts the titanium layer to a first layer of titanium nitride. The first layer of titanium nitride does not react with fluorine to form a high resistance compound. Therefore the electrical resistance of the first layer of titanium nitride does not significantly increase during subsequent thermal cycles.Type: GrantFiled: April 9, 2004Date of Patent: September 5, 2006Assignee: National Semiconductor CorporationInventors: Sergei Drizlikh, Thomas John Francis
-
Patent number: 7087509Abstract: The present invention is directed to a semiconductor device having a gate electrode includes of a plurality of sidewalls, each having a recess formed therein. The present invention is also directed to a method of forming a semiconductor device. In one illustrative embodiment, the method comprises forming a layer of dopant material in a layer of polysilicon and etching the layer of polysilicon to define a gate electrode having a plurality of sidewalls, each of which have a recess formed therein.Type: GrantFiled: September 28, 2000Date of Patent: August 8, 2006Assignee: Advanced Micro Devices, Inc.Inventors: William R. Roche, David Donggang Wu, Massud Aminpur, Scott D. Luning
-
Patent number: 7084053Abstract: A method of forming and a device including an interconnect structure having a unidirectional electrical conductive material is described. The unidirectional conductive material may overlie interconnect materials, and/or may surround interconnect materials, such as by lining the walls and base of a trench and via. The unidirectional conductive material may be configured to conduct electricity in a direction corresponding to a projection to or from a contact point and conductive material overlying the unidirectional conductive material, but have no substantial electrical conductivity in other directions. Moreover, the unidirectional conductive material may be electrically conductive in a direction normal to a surface over which it is formed or in directions along or across a plane, but have no substantial electrical conductivity in other directions.Type: GrantFiled: September 30, 2003Date of Patent: August 1, 2006Assignee: Intel CorporationInventors: Reza M. Golzarian, Robert P. Meagley, Seiichi Morimoto, Mansour Moinpour
-
Patent number: 7078342Abstract: A method for forming a gate stack which minimizes or eliminates damage to the gate dielectric layer and/or silicon substrate during the gate stack formation by the reduction of the temperature during formation. The temperature reduction prevents the formation of silicon clusters within the metallic silicide film in the gate stack which has been found to cause damage during the gate etch step. The present invention also includes methods for dispersing silicon clusters prior to the gate etch step.Type: GrantFiled: May 6, 1998Date of Patent: July 18, 2006Assignee: Micron Technology, Inc.Inventors: Pai-Hung Pan, Louie LiĆ¹, Ravi Iyer
-
Patent number: 7067410Abstract: The present invention provides a technique for forming a metal silicide, such as a cobalt disilicide, even at extremely scaled device dimensions without unduly degrading the film integrity of the metal silicide. To this end, an ion implantation may be performed, advantageously with silicon, prior to a final anneal cycle, thereby correspondingly modifying the grain structure of the precursor of the metal silicide.Type: GrantFiled: April 29, 2004Date of Patent: June 27, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Karsten Wieczorek, Thorsten Kammler, Manfred Horstmann
-
Patent number: 7060612Abstract: A method of fabricating a resistor in which the resistance value of the resistor is measured and adjusted after silicidation is provided. The method of the present invention begins with first providing at least one resistor, e.g., polysilicon, having a resistance value on a surface of a semiconductor substrate. The at least one resistor has been subjected to a silicidation process. Next, the resistance value of the at least one resistor is measured to determine the actual resistance of the resistor after silicidation. After the measuring step, the resistance of the resistor is adjusted to achieve a desired resistance value. The adjusting may include a post silicidation rapid thermal anneal and/or a post silicidation ion implantation and a low temperature rapid thermal anneal step.Type: GrantFiled: August 26, 2004Date of Patent: June 13, 2006Assignee: International Business Machines CorporationInventors: Douglas D. Coolbaugh, Heidi L. Greer, Robert M. Rassel
-
Patent number: 7060558Abstract: In the course of a method for fabricating a field-effect transistor having a floating gate, a structure is formed which has uncovered sidewalls of a layer made of the material for forming the floating gate and which is exposed to an oxidizing atmosphere in order to coat the sidewalls. At the same time, other regions of the structure have an insulating oxide layer. At a point in time prior to the action of an oxidizing atmosphere, nitrogen is implanted into the material of the floating gate in a quantity that appreciably reduces the oxidation at the sidewalls thereof.Type: GrantFiled: December 16, 2002Date of Patent: June 13, 2006Assignee: Infineon Technologies AGInventors: Franz Hofmann, Georg Tempel, Robert Strenz, Robert Wiesner
-
Patent number: 7060610Abstract: The present invention relates to a method for forming a contact in a semiconductor device. The method includes the steps of: forming a P-type source/drain junction in a substrate; forming an inter-layer insulation layer on the substrate; forming a contact hole exposing at least one portion of the P-type source/drain junction by etching the inter-layer insulation layer; forming a plug ion implantation region by implanting boron fluoride ions into the exposed portion of the P-type source/drain junction, the boron fluoride ion having the less bonding number of fluorine than 49BF2; performing an activation annealing process for activating dopants implanted into the plug ion implantation region; and forming a contact connected to the P-type source/drain junction through the contact hole.Type: GrantFiled: April 7, 2004Date of Patent: June 13, 2006Assignee: Hynix Semiconductor Inc.Inventor: Min-Yong Lee
-
Patent number: 7041550Abstract: In a semiconductor device including a first conductive layer, the first conductive layer is treated with a nitrogen/hydrogen plasma before an additional layer is deposited thereover. The treatment stuffs the surface with nitrogen, thereby preventing oxygen from being adsorbed onto the surface of the first conductive layer. In one embodiment, a second conductive layer is deposited onto the first conductive layer, and the plasma treatment lessens if not eliminates an oxide formed between the two layers as a result of subsequent thermal treatments. In another embodiment, a dielectric layer is deposited onto the first conductive layer, and the plasma treatment lessens if not eliminates the ability of the first conductive layer to incorporate oxygen from the dielectric.Type: GrantFiled: August 31, 2000Date of Patent: May 9, 2006Assignee: Micron Technology, Inc.Inventor: Vishnu K. Agarwal
-
Patent number: 6998343Abstract: A method for forming damascene interconnect copper diffusion barrier layers includes implanting calcium into the sidewalls of the trenches and vias. The calcium implantation into dielectric layers, such as oxides, is used to prevent Cu diffusion into oxide, such as during an annealing process step. The improved barrier layers of the present invention help prevent delamination of the Cu from the dielectric.Type: GrantFiled: November 24, 2003Date of Patent: February 14, 2006Assignee: LSI Logic CorporationInventors: Grace Sun, Vladimir Zubkov, William K. Barth, Sethuraman Lakshminarayanan, Sey-Shing Sun, Agajan Suvkhanov, Hao Cui
-
Patent number: 6992004Abstract: A method for manufacturing an integrated circuit having improved electromigration characteristics includes forming an aperture in an interlevel dielectric layer and providing a barrier layer in the aperture. The aperture is filled with a metal material and a barrier layer is provided above the metal material. An intermetallic region can be formed at an interface of the metal material and the barrier layer. The intermetallic material can be formed by implantation of species.Type: GrantFiled: July 31, 2002Date of Patent: January 31, 2006Assignee: Advanced Micro Devices, Inc.Inventors: Paul R. Besser, Matthew S. Buynoski, Minh Q. Tran, Pin-Chin Connie Wang, Lu You, Sergey D. Lopatin, Jeremias D. Romero
-
Patent number: 6977220Abstract: Formation of copper alloy interconnect lines on integrated circuits includes introducing dopant elements into a copper layer. Copper alloy interconnect lines may be formed by providing a doping layer over a copper layer, driving dopant material into the copper layer with a high temperature step, and polishing the copper layer to form individual lines. Copper alloy interconnect lines may be formed by implanting dopants into individual lines. Copper alloy interconnect lines may be formed by providing a doped seed layer with a capping layer to prevent premature oxidation, forming an overlying copper layer, driving in the dopants, and polishing to form individual lines.Type: GrantFiled: June 2, 2004Date of Patent: December 20, 2005Assignee: Intel CorporationInventors: Thomas N. Marieb, Paul McGregor, Carolyn Block, Shu Jin
-
Patent number: 6953747Abstract: The present invention provides a method for forming a gate oxide film of a semiconductor device including the steps of; forming a gate oxide film and a polysilicon film sequentially on a semiconductor substrate; performing a nitrogen ion implantation process after the formation of the gate oxide film and the polysilicon film; performing a thermal treatment process to form barrier layers by combination of oxides and nitrogen at an interface between the semiconductor substrate and the gate oxide film, and at an interface between the gate oxide film and the polysilicon film; and forming a nitride on the polysilicon film.Type: GrantFiled: December 18, 2003Date of Patent: October 11, 2005Assignee: Hynix Semiconductor Inc.Inventor: Byoung Hee Cho
-
Patent number: 6933232Abstract: The present invention is generally directed to a method of reducing oxidation of metal structures using ion implantation, and a device constructed in accordance with the method. In one illustrative embodiment, the method comprises providing a semiconducting substrate having a first layer of insulating material formed thereabove, the first layer of insulating material having at least one conductive structure positioned therein, and performing an ion implant process to implant ions into at least the one conductive structure.Type: GrantFiled: October 9, 2003Date of Patent: August 23, 2005Assignee: Micron Technology, Inc.Inventor: Dinesh Chopra
-
Patent number: 6927163Abstract: Disclosed is a method and an apparatus for manufacturing a barrier layer of semiconductor device. The disclosed comprises the steps of: forming an interlayer insulating layer having a contact hole on a semiconductor substrate; forming a Ti layer on the contact hole and on the interlayer insulating layer; and reacting the Ti layer with nitrogen radical to transform a part of the Ti layer into a TiN layer.Type: GrantFiled: June 26, 2002Date of Patent: August 9, 2005Assignee: DongbuAnam Semiconductor Inc.Inventors: Bi O Lim, Han Choon Lee
-
Patent number: 6903014Abstract: Impurities are added to a conductor layer in a semiconductor process to prevent formation of void spaces and encourage complete filling of contacts. The impurities reduce the melting point and surface tension of a conductor layer, thereby improving filling characteristics during a reflow step. The impurities may be added at any time during the process, including during conductor deposition and/or reflow.Type: GrantFiled: July 10, 2001Date of Patent: June 7, 2005Assignee: Micron Technology, Inc.Inventors: Shubneesh Batra, Gurtej Sandhu
-
Patent number: 6900131Abstract: The present invention provides a method of manufacturing a semiconductor device, which is capable of reducing variations in the rate of occurrence of failures at individual connecting portions in the semiconductor device. According to the semiconductor device manufacturing method, a Cu-containing TiN layer, which serves as a cap layer (130 (310)), is formed using a Cu-containing Ti target. Cu contained in the Cu-containing TiN layer is diffused into an AlāCu wiring (120 (320)) located in a portion electrically connected to an interlayer wiring (200) by heat treatment.Type: GrantFiled: April 30, 2003Date of Patent: May 31, 2005Assignee: Oki Electric Industry Co., Ltd.Inventor: Makiko Nakamura
-
Patent number: 6869007Abstract: A method for fabricating a reactive solder or braze includes forming a metallic matrix with an interior region and surface regions by actively providing a higher concentration of reactive atoms to the interior region than to the surface regions.Type: GrantFiled: January 15, 2002Date of Patent: March 22, 2005Assignee: Lucent Technologies Inc.Inventors: Sungho Jin, Hareesh Mavoori, Ainissa G Ramirez
-
Patent number: 6867130Abstract: Semiconductor devices exhibiting reduced gate resistance and reduced silicide spiking in source/drain regions are fabricated by forming thin metal silicide layers on the gate electrode and source/drain regions and then selectively resilicidizing the gate electrodes. Embodiments include forming the thin metal silicide layers on the polysilicon gate electrodes and source/drain regions, depositing a dielectric gap filling layer, as by high density plasma deposition, etching back to selectively expose the silicidized polysilicon gate electrodes and resilicidizing the polysilicon gate electrodes to increase the thickness of the metal silicide layers thereon. Embodiments further include resilicidizing the polysilicon gate electrodes including a portion of the upper side surfaces forming mushroom shaped metal silicide layers.Type: GrantFiled: May 28, 2003Date of Patent: March 15, 2005Assignee: Advanced Micro Devices, Inc.Inventors: Olov B. Karlsson, Simon S. Chan, William G. En, Mark W. Michael
-
Patent number: 6858534Abstract: A method of manufacturing a memory device addressing reliability and refresh characteristics through the use of a multilayered doped conductor described. The multilayered doped conductor creates a high dopant concentration in the active area close to the channel region. The rich dopant layer created by the multilayered doped conductor is less suspectible to depletion from trapped charges in the oxide. This improves device reliability at burn-in and lowers junction leakage, thereby providing a longer period between refresh cycle.Type: GrantFiled: August 28, 2003Date of Patent: February 22, 2005Assignee: Micron Technology, Inc.Inventor: Chandra V. Mouli
-
Patent number: 6844228Abstract: A photoresist (6) is formed on an element isolation insulating film (2) so as to cover the upper and side surfaces of a polysilicon film (4R) which functions as a resistance element. With the photoresist (6) as an implantation mask, n-type impurities (7) such as phosphorus are ion-implanted from a direction substantially normal to the upper surface of a silicon substrate (1). The dose is in the order of 1013/cm2. Through this processing, an LDD region (8) of MOSFET is formed inside the upper surface of the silicon substrate (1) within a transistor forming region. The impurities (7) are also implanted in a polysilicon film (4G). On the other hand, as the polysilicon film (4R) is covered by the photoresist (6), the impurities (7) are not implanted into the polysilicon film (4R).Type: GrantFiled: November 5, 2003Date of Patent: January 18, 2005Assignee: Renesas Technology Corp.Inventor: Shigeki Komori
-
Patent number: 6841478Abstract: A multi layered copper bond pad for a semiconductor die which inhibits formation of copper oxide is disclosed. A small dose of titanium is implanted in the copper surface. The implanted titanium layer suppresses the copper oxide growth in the copper bond pad by controlling the concentration of vacancies available to the copper ion transport. An interconnect structure such as a wire bond or a solder ball may be attached to the copper-boron layer to connect the semiconductor die to a lead frame or circuit support structure. In another embodiment, a titanium-aluminum passivation layer for copper surfaces is also disclosed. The titanium-aluminum layer is annealed to form a titanium-aluminum-copper alloy. The anneal may be done in a nitrogen environment to form a titanium-aluminum-copper-nitrogen alloy.Type: GrantFiled: March 5, 2003Date of Patent: January 11, 2005Assignee: Micron Technology, Inc.Inventor: Allen McTeer
-
Patent number: 6841441Abstract: A method of fabricating first and second gates comprising the following steps. A substrate having a gate dielectric layer formed thereover is provided. The substrate having a first gate region and a second gate region. A thin first gate layer is formed over the gate dielectric layer. The thin first gate layer within the second gate region is masked to expose a portion of the thin first gate layer within the first gate region. The exposed portion of the thin first gate layer is converted to a thin third gate layer portion. A second gate layer is formed over the thin first and third gate layer portions. The second gate layer and the first and third gate layer portions are patterned to form a first gate within first gate region and a second gate within second gate region.Type: GrantFiled: January 8, 2003Date of Patent: January 11, 2005Assignee: Chartered Semiconductor Manufacturing Ltd.Inventors: Chew Hoe Ang, Eng-Hua Lim, Randall Cher Liang Cha, Jia Zhen Zheng, Elgin Quek, Mei-Sheng Zhou, Daniel Yen
-
Patent number: 6835655Abstract: A method of implanting copper barrier material to improve electrical performance in an integrated circuit fabrication process can include providing a copper layer over an integrated circuit substrate, providing a barrier material at a bottom and sides of a via positioned over the copper layer to form a barrier material layer separating the via from the copper layer, implanting a metal species into the barrier material layer, and providing a conductive layer over the via such that the via electrically connects the conductive layer to the copper layer. The implanted metal species can make the barrier material layer more resistant to copper diffusion from the copper layer.Type: GrantFiled: November 26, 2001Date of Patent: December 28, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Paul R. Besser, Matthew S. Buynoski, Sergey D. Lopatin
-
Patent number: 6833321Abstract: A method of making a semiconductor device is described. That method comprises forming a conductive layer that contacts a via, such that the conductive layer includes a higher concentration of an electromigration retarding amount of a dopant near the via than away from the via.Type: GrantFiled: November 30, 2001Date of Patent: December 21, 2004Assignee: Intel CorporationInventors: Stefan Hau-Riege, R. Scott List
-
Patent number: 6828207Abstract: A first insulating layer is formed on semiconductor substrate, and a trench is formed in the first insulating layer. An amorphous silicon layer doped with impurities is formed on a side and bottom walls of the trench. Next, a resist material is partially filled in the trench so that an upper portion of the amorphous silicon layer is exposed. The exposed portion is implanted with impurity ions. After removal of the resist material, the amorphous silicon layer is heat treated so as to grow hemispherical grains on its surface.Type: GrantFiled: January 29, 2003Date of Patent: December 7, 2004Assignee: Oki Electric Industry Co., Ltd.Inventors: Yoshiki Nagatomo, Shoji Yo, Osamu Nanba, Hiroaki Uchida, Kazuya Suzuki
-
Patent number: 6821902Abstract: The present invention relates to an electroless-plating liquid useful for forming a protective film for selectively protecting surface of exposed interconnects of a semiconductor device which has an embedded interconnect structure formed by an electric conductor, such as copper or silver, embedded in fine recesses for interconnects formed in a surface of a semiconductor substrate, and also to a semiconductor device in which surfaces of exposed interconnects are selectively protected with a protective film. The electroless-plating liquid contains cobalt ions, a complexing agent and a reducing agent containing no alkali metal.Type: GrantFiled: February 10, 2004Date of Patent: November 23, 2004Assignee: Ebara CorporationInventors: Hiroaki Inoue, Kenji Nakamura, Moriji Matsumoto
-
Patent number: 6815285Abstract: A method for forming a dual gate includes providing a semiconductor substrate that has a first region of a first conductivity type and a second region of a second conductivity type. A gate insulating layer is formed on the semiconductor substrate. An initial metal nitride layer is formed on the gate insulating layer, opposite to the semiconductor substrate. Nitrogen ions are implanted into the initial metal nitride layer in the second transistor region to form a nitrogen-rich metal nitride layer. The initial metal nitride layer is patterned to form a first gate electrode in the first region. The nitrogen-rich metal nitride layer is patterned to form a second gate electrode in the second region. The work function of the nitrogen-rich metal nitride layer is higher than that of the initial metal nitride layer.Type: GrantFiled: April 29, 2003Date of Patent: November 9, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Gil-Heyun Choi, Jong-Ho Lee, Kyung-In Choi, Byung-Hee Kim
-
Patent number: 6803315Abstract: A method is provided for blocking implants from the gate electrode of an FET device. Form a first planarizing film covering the substrate and the gate electrode stack. The first planarizing film is planarized by either polishing or self-planarizing. For deposition by HDP or use of spin on materials, the film is self-planarizing. Where polishing is required, the first planarizing film is planarized by polishing until the top of the gate electrode is exposed. Etch back the gate electrode below the level of the upper surface of the first planarizing film. Then deposit a blanket layer of a second planarizing film and polish to planarize it to a level exposing the first planarizing film, forming the second planarizing film into an implantation block covering the top surface of the gate. Remove the first planarizing film. Form the counterdoped regions by implanting dopant into the substrate using the implantation block to block implantation of the dopant into the gate electrode.Type: GrantFiled: August 5, 2002Date of Patent: October 12, 2004Assignee: International Business Machines CorporationInventors: Omer H. Dokumaci, Bruce B. Doris
-
Patent number: 6797601Abstract: The invention encompasses stacked semiconductor devices including gate stacks, wordlines, PROMs, conductive interconnecting lines, and methods for forming such structures. In one aspect, the invention includes a method of forming a conductive line comprising: a) forming a polysilicon layer; forming a silicide layer against the polysilicon layer; b) providing a conductivity-enhancing impurity within the silicide layer; and c) providing the polysilicon layer and the silicide layer into a conductive line shape. In another aspect, the invention includes a programmable-read-only-memory device comprising: a) a first dielectric layer over a substrate; b) a floating gate over the first dielectric layer; c) a second dielectric layer over the floating gate; d) a conductive line over the second dielectric layer; and e) a metal-silicide layer over the conductive line, the metal-silicide layer comprising a Group III dopant or a Group V dopant.Type: GrantFiled: June 11, 1999Date of Patent: September 28, 2004Assignee: Micron Technology, Inc.Inventors: Klaus Florian Schuegraf, Randhir P. S. Thakur
-
Patent number: 6797600Abstract: A method of forming a local interconnect includes forming at least two transistor gates over a semiconductor substrate. A local interconnect layer is deposited to overlie at least one of the transistor gates and interconnect at least one source/drain region of one of the gates with semiconductor substrate material proximate another of the transistor gates. In one aspect, a conductivity enhancing impurity is implanted into the local interconnect layer in at least two implanting steps, with one of the implantings providing a peak implant location which is deeper into the layer than the other. Conductivity enhancing impurity is diffused from the local interconnect layer into semiconductor substrate material therebeneath. In one aspect, conductivity enhancing impurity is implanted through the local interconnect layer into semiconductor substrate material therebeneath.Type: GrantFiled: July 29, 2003Date of Patent: September 28, 2004Assignee: Micron Technology, Inc.Inventor: H. Montgomery Manning
-
Publication number: 20040175894Abstract: The present invention relates to a method for fabricating a semiconductor device. The method comprises the steps of: 1. A method for fabricating a semiconductor device, which comprises the steps of: forming a gate line on a semiconductor substrate; forming junction regions in the semiconductor substrate at both sides of the gate line; forming and selectively removing an interlayer insulating film on the substrate to form contact holes exposing the junction regions; forming plugs in the contact holes; and implanting impurity ions into the plugs; and annealing the junction regions.Type: ApplicationFiled: December 17, 2003Publication date: September 9, 2004Inventors: Seung Woo Jin, Tae Hyeok Lee, Bong Soo Kim
-
Patent number: 6787436Abstract: Methods for reducing the contact resistance presented by the interface between a silicide and a doped silicon region are presented. In a first method, a silicide layer and a doped silicon region form an interface. Either a damage-only species or a heavy, metal is implanted through the silicide layer into the doped silicon region immediately adjacent the interface. In a second method, a second metal is added to the refractory metal before formation of the silicide. After annealing the refractory metal and the doped silicon region, the second metal diffuses into the doped silicion region immediately adjacent the interface without forming additional phases in the silicide.Type: GrantFiled: May 15, 2002Date of Patent: September 7, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Matthew S. Buynoski, Witold Maszara
-
Patent number: 6770551Abstract: A method for manufacturing a semiconductor element is provided. The method includes a first silicon region, a second silicon region, and a metal silicide layer, wherein the metal silicide layer contacts with the first silicon region and the second silicon region separately, the method including steps of performing a first doping process to dope an N-type dopant into the first silicon region and to dope a diffusion barrier impurity into a portion of the metal silicide layer contacting with the first silicon region, and performing a second doping process to dope a P-type dopant into the second silicon region and to dope a diffusion barrier impurity into a portion of the metal silicide layer contacting with the second silicon region.Type: GrantFiled: May 3, 2002Date of Patent: August 3, 2004Assignee: ProMos Technologies, Inc.Inventor: Shih Chun Sun
-
Publication number: 20040142519Abstract: In a manufacturing method of a semiconductor device, before totally performing an annealing process for forming a silicide, reinforcing ions are implanted in a target of a thin metal layer formed on a source/drain so that the reinforcing ions naturally fill-in vacancy sites created in the substrate by the silicon atoms consumed during the silicide formation. When a substantial annealing process is subsequently performed, even though many silicon atoms move toward the metal atoms, the source/drain side semiconductor substrate has sufficient silicon atoms to prevent a shortage of the silicon atoms in the source/drain areas of the semiconductor substrate, and, thus, preventing the generation of defects such as voids, cracks and silicon spikes, etc., and improving the quality of the finished semiconductor device.Type: ApplicationFiled: December 26, 2003Publication date: July 22, 2004Inventor: Joung Ho Lee
-
Publication number: 20040137706Abstract: A cobalt layer is formed over an entire surface including over a device isolation region. Silicon ions are selectively implanted into only the cobalt layer on the device isolation region and thereafter a silicidation reaction is done, whereby local interconnects are formed between source and drain regions of adjacent MOS transistors.Type: ApplicationFiled: November 14, 2003Publication date: July 15, 2004Inventor: Koichi Kaneko
-
Patent number: 6756303Abstract: A conductive diffusion barrier surrounding a conductive element is enhanced by an implanted diffusion barrier enhancing material. The enhancing material is implanted using a low energy implant at an angle to the substrate, such that the portion of the diffusion barrier at the bottom of the conductive element is protected during implantation. This prevents the increased resistivity caused by the enhancing material from affecting the conductive path between the conductive element and another conductive element. The diffusion barrier is preferably titanium nitride (TiN) and the enhancing material is preferably silicon (Si).Type: GrantFiled: December 30, 2002Date of Patent: June 29, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Darrell M. Erb, Fei Wang
-
Patent number: 6753252Abstract: Methods for fabricating a semiconductor device are disclosed. Parallel gate structures are formed on a substrate with spaces between the gate structures. A blanket depositing of a conductive material is performed to fill the spaces and cover the gate structures such that contact with the substrate is made by the conductive material. A mask is patterned to remain over active area regions. The mask remains over the spaces. The conductive material is removed in accordance with the mask to provide contacts formed from the conductive material which fills the spaces over the active areas. A dielectric layer is deposited over the gate structures and over the contacts. Holes down to the contacts are formed, and a conductive region is connected to the contacts through the holes.Type: GrantFiled: May 18, 2001Date of Patent: June 22, 2004Assignees: Infineon Technologies AG, International Business Machines CorpInventors: Youngjin Park, Heon Lee, David E. Kotecki, Greg Costrini
-
Patent number: 6750122Abstract: A method of forming a semiconductor structure (see e.g., FIG. 3) includes forming a silicon (e.g., polysilicon) layer 14. The silicon layer 14 is patterned and etched so that at least one sidewall 20 is exposed. An oxygen bearing species (e.g., O2+) is then implanted into the sidewall 20 of the silicon layer 14. In the preferred embodiment, the oxygen bearing species is implanted at an acute angle relative to the plane of the silicon layer 14.Type: GrantFiled: September 29, 1999Date of Patent: June 15, 2004Assignee: Infineon Technologies AGInventor: Thomas Schafbauer
-
Patent number: 6737340Abstract: The present invention provides a system and method for creating self-doping contacts to silicon devices in which the contact metal is coated with a layer of dopant and subjected to high temperature, thereby alloying the silver with the silicon and simultaneously doping the silicon substrate and forming a low-resistance ohmic contact to it. A self-doping negative contact may be formed from unalloyed silver which may be applied to the silicon substrate by either sputtering, screen printing a paste or evaporation. The silver is coated with a layer of dopant. Once applied, the silver, substrate and dopant are heated to a temperature above the Ag—Si eutectic temperature (but below the melting point of silicon). The silver liquefies more than a eutectic proportion of the silicon substrate. The temperature is then decreased towards the eutectic temperature.Type: GrantFiled: June 19, 2002Date of Patent: May 18, 2004Assignee: Ebara CorporationInventors: Daniel L. Meier, Hubert P. Davis, Ruth A. Garcia, Joyce A. Jessup
-
Patent number: 6727175Abstract: The present invention is generally directed to various methods of using ion implantation techniques to control various metal formation processes. In one illustrative embodiment, the method includes forming a metal seed layer above a patterned layer of insulating material, the patterned layer of insulating material defining a plurality of field areas, deactivating at least a portion of the metal seed layer in areas where the metal seed layer is positioned above at least some of the field areas, and performing a deposition process to deposit a metal layer above the metal seed layer. In some embodiments, the metal may includes copper, platinum, nickel, tantalum, tungsten, cobalt, etc. Portions of the metal seed layer may be deactivated by implanting ions into portions of the metal seed layer positioned above at least some of the field areas. The implanted ions may includes nitrogen, carbon, silicon, hydrogen, etc.Type: GrantFiled: August 2, 2002Date of Patent: April 27, 2004Assignee: Micron Technology, Inc.Inventor: Dinesh Chopra
-
Publication number: 20040072424Abstract: The present invention is generally directed to various methods of using ion implantation techniques to control various metal formation processes. In one illustrative embodiment, the method comprises forming a metal seed layer above a patterned layer of insulating material, the patterned layer of insulating material defining a plurality of field areas, deactivating at least a portion of the metal seed layer in areas where the metal seed layer is positioned above at least some of the field areas, and performing a deposition process to deposit a metal layer above the metal seed layer. In some embodiments, the metal may be comprised of copper, platinum, nickel, tantalum, tungsten, cobalt, etc. Portions of the metal seed layer may be deactivated by implanting ions into portions of the metal seed layer positioned above at least some of the field areas. The implanted ions may be comprised of nitrogen, carbon, silicon, hydrogen, etc.Type: ApplicationFiled: October 7, 2003Publication date: April 15, 2004Applicant: Micron Technology,Inc.Inventor: Dinesh Chopra
-
Patent number: 6706582Abstract: An impurity ion of a polarity opposite to that of an impurity ion forming an n-type diffusion layer is implanted into a lower portion of the n-type diffusion region in a region, in which n-channel type MISFET is to be formed, vertically with respect to a main surface of a semiconductor to form a first p-type pocket layer. Subsequently, an impurity of a p conduction type is implanted into a region between the n-type diffusion region and the first p-type pocket layer obliquely relative to the main surface of the semiconductor substrate to form a second p-type pocket layer. In this arrangement, the concentration of the impurity ion forming the second p-type pocket layer is made higher than the concentration of the impurity ion used to form the first p-type pocket layer.Type: GrantFiled: May 17, 2002Date of Patent: March 16, 2004Assignee: Renesas Technology CorporationInventors: Youhei Yanagida, Katsuhiko Ichinose, Tomohiro Saito, Shinichiro Mitani
-
Patent number: 6703308Abstract: A method of fabricating an integrated circuit can include forming a barrier material layer along lateral side walls and a bottom of a via aperture which is configured to receive a via material that electrically connects a first conductive layer and a second conductive layer, implanting a first alloy element into the barrier material layer, and implanting a second alloy element after deposition of the via material. The implanted first alloy element makes the barrier material layer more resistant to copper diffusion. The implanted second alloy element diffuses to a top interface of the via material and reduces bulk diffusion from the via material.Type: GrantFiled: November 26, 2001Date of Patent: March 9, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Paul R. Besser, Matthew S. Buynoski, Sergey D. Lopatin, Alline F. Myers, Phin-Chin Connie Wang
-
Patent number: 6703309Abstract: The present invention is generally directed to a method of reducing oxidation of metal structures using ion implantation, and a device constructed in accordance with the method. In one illustrative embodiment, the method comprises providing a semiconducting substrate having a first layer of insulating material formed thereabove, the first layer of insulating material having at least one conductive structure positioned therein, and performing an ion implant process to implant ions into at least the one conductive structure.Type: GrantFiled: August 28, 2002Date of Patent: March 9, 2004Assignee: Micron Technology, Inc.Inventor: Dinesh Chopra
-
Patent number: 6703295Abstract: The present invention provides a system and method for creating self-doping contacts to silicon devices in which the contact metal is coated with a layer of dopant and subjected to high temperature, thereby alloying the silver with the silicon and simultaneously doping the silicon substrate and forming a low-resistance ohmic contact to it. A self-doping negative contact may be formed from unalloyed silver which may be applied to the silicon substrate by either sputtering, screen printing a paste or evaporation. The silver is coated with a layer of dopant. Once applied, the silver, substrate and dopant are heated to a temperature above the Ag—Si eutectic temperature (but below the melting point of silicon). The silver liquefies more than a eutectic proportion of the silicon substrate. The temperature is then decreased towards the eutectic temperature.Type: GrantFiled: April 1, 2003Date of Patent: March 9, 2004Assignee: Ebara CorporationInventors: Daniel L. Meier, Hubert P. Davis, Ruth A. Garcia, Joyce A. Jessup
-
Publication number: 20040043605Abstract: The present invention is generally directed to a method of reducing oxidation of metal structures using ion implantation, and a device constructed in accordance with the method. In one illustrative embodiment, the method comprises providing a semiconducting substrate having a first layer of insulating material formed thereabove, the first layer of insulating material having at least one conductive structure positioned therein, and performing an ion implant process to implant ions into at least the one conductive structure.Type: ApplicationFiled: August 28, 2002Publication date: March 4, 2004Inventor: Dinesh Chopra
-
Patent number: 6696354Abstract: A method of forming a salicide. A metal layer is formed on a silicon-based substrate comprising a gate with a spacer on the side wall of the gate and a source/drain is provided. Next, a first thermal treatment is performed to make the portions of the metal layer react with the silicon in the gate and the source/drain to form a salicide. Then, any unreacted metal and the spacer are removed. An ion containing silicon is introduced into the source/drain. Finally, a second thermal treatment is performed.Type: GrantFiled: April 25, 2002Date of Patent: February 24, 2004Assignee: Silicon Integrated Systems Corp.Inventor: Chao-Yuan Huang
-
Patent number: 6680246Abstract: A process is disclosed for manufacturing a film that is smooth and has large nitride grains of a diffusion barrier material. Under the process, a nitride of the diffusion barrier material is deposited by physical vapor deposition in an environment of nitrogen. The nitrogen content of the environment is selected at an operating level such that nitride nuclei of the diffusion barrier material are evenly distributed. A grain growth step is then conducted in the nitrogen environment to grow a film of large nitride grains of the diffusion barrier material. Also disclosed is a stack structure suitable for MOS memory circuits incorporating a lightly nitrided refractory metal silicide diffusion barrier with a covering of a nitride of a diffusion barrier material. The stack structure is formed in accordance with the diffusion barrier material nitride film manufacturing process and exhibits high thermal stability, low resistivity, long range agglomeration blocking, and high surface smoothness.Type: GrantFiled: October 15, 2002Date of Patent: January 20, 2004Assignee: Micron Technology, Inc.Inventor: Yongjun Hu