Direct Memory Access (e.g., Dma) Patents (Class 710/308)
-
Publication number: 20120173786Abstract: A direct memory access (DMA) engine schedules data transfer requests of a data processing system according to both an assigned transfer priority and the deadline for completing a transfer.Type: ApplicationFiled: March 9, 2012Publication date: July 5, 2012Applicant: CRADLE IP, LLCInventors: Moshe B. Simon, Erik P. Machnicki, David A. Harrison
-
Publication number: 20120166700Abstract: An apparatus comprises a memory device to store a pre-generated Universal Serial Bus (USB) command before a USB peripheral device is coupled to a USB. The apparatus also includes a processing device to retrieve the pre-generated USB command from the memory device and transmit the pre-generated USB command to the USB peripheral device over the USB. A method comprises identifying a Universal Serial Bus (USB) peripheral device is coupled to a USB. The USB peripheral device is coupled to the universal serial bus after a pre-generated USB command is stored in a memory device. The method further includes transmitting the pre-generated USB command to the USB peripheral device over the USB in response to identifying the USB peripheral device is coupled to the USB.Type: ApplicationFiled: December 20, 2011Publication date: June 28, 2012Applicant: CYPRESS SEMICONDUCTOR CORPORATIONInventors: David Wright, Steve Kolokowsky
-
Publication number: 20120137040Abstract: Disclosed is a semiconductor memory device that includes a plurality of channel memories mounted within a package and is capable of minimizing or reducing the number of through-silicon vias. With the semiconductor memory device, a row command or a row address on two or more channels is applied through a shared bus. The semiconductor memory device is capable of reducing an overhead of a die size by reducing the number of through-silicon vias. A method of driving a multi-channel semiconductor memory device including a plurality of memories, using a shared bus, is also provided.Type: ApplicationFiled: November 17, 2011Publication date: May 31, 2012Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyun-Joong Kim, Dongyang Lee
-
Patent number: 8190794Abstract: Instantiating a plurality of buffers in a random access memory by storing in the random access memory (RAM) a plurality of descriptors each containing a base address, at least one address pointer and a size to define a corresponding one of the plurality of buffers. Transferring data in any one of the plurality of buffers by using a control function within an accessing module to generate a buffer address by accessing and updating the address pointer in the corresponding descriptor. In a processor that accesses the circular buffers, the control function is one or more complex instructions tailored for computing read and write addresses to access the circular buffer using fields within the corresponding descriptor. In a DMA module that accesses the circular buffers, the control function is a hardware controller that computes read and write addresses using the fields within the corresponding descriptor to access the circular buffer.Type: GrantFiled: October 29, 2009Date of Patent: May 29, 2012Assignee: Texas Instruments IncorporatedInventors: Eric Louis Pierre Badi, Laurent Le Faucheur
-
Publication number: 20120131252Abstract: Systems and methods of routing data units such as data packets or data frames that provide improved system performance and more efficient use of system resources. The disclosed systems and methods employ memory mapping approaches in conjunction with transaction ID tag fields from the respective data units to assign each tag value, or at least one range of tag values, to a specified address, or at least one range of specified addresses, for locations in internal memory that store corresponding transaction parameters. The disclosed systems and methods can also apply selected bits from the transaction ID tag fields to selector inputs of one or more multiplexor components for selecting corresponding transaction parameters at data inputs to the multiplexor components. The disclosed systems and methods may be employed in memory-read data transfer transactions to recover the transaction parameters necessary to determine destination addresses for memory locations where the memory-read data are to be transmitted.Type: ApplicationFiled: November 24, 2010Publication date: May 24, 2012Inventor: Frank Rau
-
Publication number: 20120131253Abstract: A memory system controller includes one or more sockets for accommodating NVDIMM cards produced by different NVDIMM providers; a PCIe interface for coupling the memory system controller to a host; and a controller coupled to the PCIe interface over a PCIe-compliant connection and to the one or more sockets over respective DDR2 connections. The controller is configured to manage data transfers between the host and a specified one of the NVDIMM sockets in which an NVDIMM card is accommodated as DMA reads and writes, format data received from the PCIe interface for transmission to the specified NVDIMM socket over the corresponding one or more DDR2 interfaces, and initiate save and restore operations on the NVDIMM card accommodated within the specified NVDIMM socket in response to power failure and power restoration indications.Type: ApplicationFiled: November 18, 2011Publication date: May 24, 2012Inventors: Thomas P. McKnight, Xiaoshan Zuo, Umesh Maheshwari
-
Publication number: 20120124261Abstract: A microcontroller includes a system bus matrix to connect various modules. The microcontroller also includes direct connections between modules. For example, the microcontroller may include a direct connection between a data processing module and a memory controller module to improve the transfer rate for data that is processed by the data processing module.Type: ApplicationFiled: November 15, 2010Publication date: May 17, 2012Inventors: Alain Vergnes, Renaud Tiennot, Guillaume Pean
-
Patent number: 8176221Abstract: A DMA controller achieving real-time control of a DMA transfer relating to periodically operated peripheral devices at a low cost and with low power consumption.Type: GrantFiled: March 21, 2008Date of Patent: May 8, 2012Assignee: Renesas Electronics CorporationInventors: Yasushi Nagai, Hiroshi Nakagoe, Shigeki Taira
-
Publication number: 20120110232Abstract: An apparatus generally including an internal memory and a direct memory access controller is disclosed. The direct memory access controller may be configured to (i) read first information from an external memory across an external bus, (ii) generate second information by processing the first information, (iii) write the first information across an internal bus to a first location in the internal memory during a direct memory access transfer and (iv) write the second information across the internal bus to a second location in the internal memory during the direct memory access transfer. The second location may be different from the first location.Type: ApplicationFiled: October 28, 2010Publication date: May 3, 2012Inventors: Amichay Amitay, Leonid Dubrovin, Alexander Rabinovitch
-
Publication number: 20120102339Abstract: The present invention relates to an interface device and a method for communication between a medical device and a computer system. In some embodiments, the interface device comprises a conversion device and/or a processor-transceiver and a memory in electrical communication with the conversion device, wherein the memory contains data to instruct the conversion device and/or the processor transceiver how to communicate with the medical device.Type: ApplicationFiled: December 22, 2011Publication date: April 26, 2012Inventors: James W. Biondi, Michael G. Engler, Joseph P. McGuire, Mark Joseph Tuccillo
-
Patent number: 8165617Abstract: A wireless communication apparatus and a communication control method wherein even if there occurs a change in communication control information due to a function change, an appropriate correction is implemented to improve the communication quality. A wireless communication apparatus (100) comprises a plurality of reconfigurable function parts (reconfigurable function modules (1031)) that reconfigure functions related to communication to perform digital signal processings according to a plurality of communication formats; and a communication operation control function part that controls the communication operation. Each of the reconfigurable function parts includes a property register (10311) in which the communication control information is written.Type: GrantFiled: August 29, 2006Date of Patent: April 24, 2012Assignee: Panasonic CorporationInventors: Katsuaki Abe, Akihiko Matsuoka, Kentaro Miyano, Takenori Sakamoto, Tomoya Urushihara
-
Patent number: 8166226Abstract: A computer system has a central processing unit, a north bridge electrically connected to the central processing unit, memory electrically connected to the north bridge, a south bridge electrically connected to the north bridge, and a peripheral device electrically connected to the south bridge. The south bridge includes a register for storings a plurality of pre-fetched read data to provide the pre-fetched read data to the peripheral device. The north bridge has an address queue module for storing an address of the pre-fetched read data, and a snooping module for checking whether a data value corresponding to the address is updated by the CPU. The north bridge assists the south bridge in obtaining and maintaining the pre-fetched read data for high efficiency and accuracy of read caching of the south bridge.Type: GrantFiled: July 6, 2005Date of Patent: April 24, 2012Assignee: VIA Technologies Inc.Inventors: Yao-Chun Su, Jui-Ming Wei
-
Patent number: 8165621Abstract: A cellular telephone using a memory array that is directly addressed and non-volatile is disclosed. The memory array can be used to replace and emulate multiple memory types such as DRAM, SRAM, non-volatile RAM, FLASH memory, and a non-volatile memory card, for example. The memory array may be randomly accessed. Data stored in the memory array is retained in the absence of electrical power. One or more memory arrays may be used in the cellular telephone. At least one of the memory arrays may be in the form of a removable memory card.Type: GrantFiled: October 10, 2007Date of Patent: April 24, 2012Inventor: Robert Norman
-
Publication number: 20120084484Abstract: Systems and methods are disclosed for selectively combining commands for a system having non-volatile memory (“NVM”). In some embodiments, a command dispatcher of a system can receive multiple commands to access a NVM for a period of time. After receiving the multiple commands, the command dispatcher can determine a set of commands that are naturally combinable. In some embodiments, the command dispatcher can select commands that are fairly distributed across different chip enables (“CEs”) and/or buses. After selecting the set of commands, the command dispatcher can combine the set of commands into a multi-access command. Finally, the command dispatcher can dispatch the multi-access command to the NVM.Type: ApplicationFiled: September 30, 2010Publication date: April 5, 2012Applicant: Apple Inc.Inventors: Daniel J. Post, Nir J. Wakrat, Vadim Khmelnitsky
-
Publication number: 20120079352Abstract: The disclosed embodiments relate to a Flash-based memory module having high-speed serial communication. The Flash-based memory module comprises, among other things, a plurality of I/O modules, each configured to communicate with an external device over one or more external communication links, a plurality of Flash-based memory cards, each comprising a plurality of Flash memory devices, and a plurality of crossbar switching elements, each being connected to a respective one of the Flash-based memory cards and configured to allow each one of the I/O modules to communicate with the respective one of the Flash-based memory cards. Each I/O module is connected to each crossbar switching element by a high-speed serial communication link, and each crossbar switching element is connected to the respective one of the Flash-based memory cards by a plurality of parallel communication links.Type: ApplicationFiled: September 23, 2011Publication date: March 29, 2012Applicant: TEXAS MEMORY SYSTEMS, INC.Inventors: Holloway H. FROST, Rebecca J. HUTSELL
-
Publication number: 20120072636Abstract: A method, apparatus, and system to synchronize multiple host controllers with non-uniform frame rates. The apparatus includes a first host controller, a second host controller, and logic. The first host controller is configured to access memory at a first frame rate. The second host controller is configured to access the memory at a second frame rate which is different from the first frame rate. The logic is coupled to the first and second host controllers to synchronize the memory accesses of the first and second host controllers at a common frame rate. Other embodiments are described.Type: ApplicationFiled: November 28, 2011Publication date: March 22, 2012Inventors: Michael N. Derr, Darren L. Abramson, Bryan C. Doucette, Karthi R. Vadivelu
-
Publication number: 20120054403Abstract: Methods and apparatus for improved performance in communications with a SATA target device. Features and aspects hereof provide for continuing DMA transfers from a storage controller (e.g., a SATA host or a SAS/STP initiator) to a SATA target device without regard to receipt of DMA ACTIVATE Frame Information Structures (FIS). Logic to implement these features may be provided by bridge logic within an enhanced SAS expander coupled with an enhanced SAS/STP initiator or may be provided by suitable logic in an enhanced SATA host coupled directly with an enhanced SATA target device. By continuing DMA transfer of data from the initiator/host to the SATA target device without regard to receipt of a DMA ACTIVATE FIS, more of the available bandwidth of the SAS/SATA communication link may be utilized. Other standard features of the SAS/SATA protocols provide for flow control to prevent overrun of the SATA target device's buffers.Type: ApplicationFiled: August 25, 2010Publication date: March 1, 2012Applicant: LSI CORPORATIONInventor: Brian A. Day
-
Publication number: 20120054404Abstract: Methods and apparatus for improved performance in communications between a SAS/STP initiator device and a plurality of SATA storage devices coupled with the initiator through an enhanced switching device. The switching device is enhanced in accordance with features and aspects hereof to receive a DMA SETUP FIS from a SATA storage device and to transmit multiple modified DMA SETUP FISs to the initiator where each modified DMA SETUP FIS comprises a subcount less than the maximum count in the received DMA SETUP FIS.Type: ApplicationFiled: August 30, 2010Publication date: March 1, 2012Applicant: LSI CORPORATIONInventor: Brian A. Day
-
Patent number: 8122175Abstract: A method is described that involves determining that software state information of program code is to be made visible to a monitoring system. The method also involves initiating the writing of the software state information into a register. The method also involves waiting for the software state information to be placed onto a link within a link based computing system.Type: GrantFiled: May 28, 2010Date of Patent: February 21, 2012Assignee: Intel CorporationInventors: Keshavram N. Murty, Tessil Thomas, Keshavan Tiruvallur
-
Patent number: 8122177Abstract: An integrated circuit (“IC”) includes a peripheral component interconnect express (“PCIe”) root complex having a central processing unit (“CPU”), a memory controller configured to control a main memory of a PCIe system, and a PCIe port coupled to a PCIe endpoint device through a PCIe switch. The PCIe endpoint device is configured to initiate data transfer between the main memory and the PCIe endpoint device.Type: GrantFiled: May 19, 2009Date of Patent: February 21, 2012Assignee: Xilinx, Inc.Inventor: Kiran S. Puranik
-
Patent number: 8117357Abstract: Details of a highly cost effective and efficient implementation of a manifold array (ManArray) architecture and instruction syntax for use therewith are described herein. Various aspects of this approach include the regularity of the syntax, the relative ease with which the instruction set can be represented in database form, the ready ability with which tools can be created, the ready generation of self-checking codes and parameterized test cases. Parameterizations can be fairly easily mapped and system maintenance is significantly simplified.Type: GrantFiled: May 12, 2011Date of Patent: February 14, 2012Assignee: Altera CorporationInventors: Gerald George Pechanek, David Carl Strube, Edwin Frank Barry, Charles W. Kurak, Jr., Carl Donald Busboom, Dale Edward Schneider, Nikos P. Pitsianis, Grayson Morris, Edward A. Wolff, Patrick R. Marchand, Ricardo E. Rodriguez, Marco C. Jacobs
-
Patent number: 8117475Abstract: A system has a central processing unit (CPU) operable to operate in a sleep or low power mode and in an active mode, a plurality of system components operable to operate in a sleep or low power mode and in an active mode, and a direct memory access (DMA) controller operating independently from the CPU and operable to operate in a sleep or low power mode and in an active mode, wherein the DMA controller is further operable to transfer data from and to a memory or peripheral device, wherein when the system is in a sleep or low power mode, only the DMA controller and any system component which is necessary to perform a DMA transaction are switched into active mode.Type: GrantFiled: October 30, 2007Date of Patent: February 14, 2012Assignee: Microchip Technology IncorporatedInventors: Rodney J. Pesavento, Joseph W. Triece
-
Publication number: 20120036301Abstract: Techniques are disclosed relating to distributing workloads between processors and/or processing elements. A computer system having at least first and second processing elements may cause a request to initialize one or more memory regions to be handled by the second processing element. Initialization may be accomplished by the second processing element directly accessing a memory that includes the specified memory region to be initialized. Thus, while the second processing element is causing the memory region to be initialized, the first processing element is free to perform other computational tasks. A cache associated with the first processing element may be undisturbed as a result of the second processing element performing the initialization, which may avoid displacement of data from the cache.Type: ApplicationFiled: August 3, 2010Publication date: February 9, 2012Inventors: Eric R. Caspole, Laurent Morichetti
-
Publication number: 20120036303Abstract: Optically-coupled memory systems are disclosed. In one embodiment, a system memory includes a carrier substrate, and a controller attached to the carrier substrate and operable to transmit and receive optical signals, and first and second memory modules. The module substrate of the first memory module has an aperture formed therein, the aperture being operable to provide an optical path for optical signals between the controller and an optical transmitter/receiver unit of the second memory module.Type: ApplicationFiled: September 15, 2011Publication date: February 9, 2012Applicant: ROUND ROCK RESEARCH, LLCInventors: Terry R. Lee, Kevin J. Ryan
-
Publication number: 20120036302Abstract: A data processing system includes a processor core, a system memory including a first data structure including a plurality of entries mapping requester identifiers (IDs) to partitionable endpoint (PE) numbers, and an input/output (I/O) subsystem including a plurality of PEs each having an associated PE number, where each of the plurality of PEs including one or more requesters each having a respective requester ID. An I/O host bridge, responsive to receiving an I/O message including a requester ID and an address, determines a PE number by reference to a first entry from the first data structure, and responsive to determining the PE number, accesses a second entry of the second data structure utilizing the PE number as an index and validates the address by reference to the accessed entry in the second data structure. The I/O host bridge, responsive to successful validation, provides a service indicated by the I/O message.Type: ApplicationFiled: August 4, 2010Publication date: February 9, 2012Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: ERIC N. LAIS, STEVE THURBER
-
Patent number: 8112560Abstract: A direct memory access controller for controlling data transfer between a plurality of data sources and a plurality of data destinations is disclosed. The plurality of data sources and data destinations communicate with the direct memory access controller via a plurality of channels, the direct memory access controller further communicates with a memory and a processor. The memory stores two sets of control data for each of the plurality of channels and for the processor. The direct memory access controller is responsive to a data transfer request received from one of said plurality of channels or from said processor to access one set of said corresponding control data stored in said memory, said direct memory access performing at least a portion of said data transfer requested in dependence upon said accessed control data.Type: GrantFiled: August 24, 2010Date of Patent: February 7, 2012Assignee: ARM LimitedInventors: Paul Kimelman, Edmond John Simon Ashfield, Steven Richard Mellor, Ian Field
-
Patent number: 8111721Abstract: A multiplexing system (10) is provided which includes a plurality of encoders (12-15) which generates elementary streams, respectively, CPU (16), multiplexer (17), instruction memory (18), and a data memory (19) which stores a plurality of elementary data to be multiplexed. Each of the encoders (12-15) divides elementary data into units, and stores the data into the data memory (19). The CPU (16) generates, for each of the data units, instruction data having stated therein a storage location in the data memory (19) and stores the instruction data into the instruction memory (18). The multiplexer (17) reads the instruction data one by one from the instruction memory (18), and reads data units stated in the instruction data sequentially from the data memory (19), for generation of a multiplexed stream. Thus, the burden of processing to the controller can be lessened.Type: GrantFiled: July 2, 2003Date of Patent: February 7, 2012Assignee: Sony CorporationInventor: Keisuke Aoki
-
Publication number: 20120030396Abstract: Apparatus and methods related to exemplary memory system are disclosed. The exemplary memory systems use a synchronization device to increase channel bus data rates while using relatively-slower memory devices operating at device bus data rates that differ from channel bus data rates.Type: ApplicationFiled: March 1, 2010Publication date: February 2, 2012Inventors: Zhichun Zhu, Zhao Zhang, Hongzhong Zheng
-
Publication number: 20120030397Abstract: An information processing system includes a memory, a controller that reads data from a device coupled thereto and writes the data on the memory, a bridge that couples a system bus and an input output bus, the system bus being coupled to the memory and the processor, the input output bus being coupled to the controller, a check code generator that generates a check code from the data read from the device, and a determining unit that determines whether a second check code generated from the data read from the memory corresponds with the first check code.Type: ApplicationFiled: July 8, 2011Publication date: February 2, 2012Applicant: FUJITSU LIMITEDInventors: Akihiro DOUSHITA, Tooru Yoshinaga, Hideyuki Kizawa, Masahide Hiroki
-
Publication number: 20120030398Abstract: A removable electronic circuit card having both a memory module with a non-volatile mass storage memory and a separate input-output module so that data transfers may be made through the input-output module directly to and from the mass storage memory in a direct memory access (DMA) type transfer when the card is inserted into the host system but without having to pass the data through the host system. Once the host gives a DMA command, the data transfer is accomplished independently of the host system, except for the host supplying power and possibly a clock signal and other like support, during such a data transfer directly with card. The data for the transfer can be communicated between the input-output module and the exterior device through either wireless or an electrical connection means.Type: ApplicationFiled: October 7, 2011Publication date: February 2, 2012Inventors: Aviad Zer, Yosi Pinto, Micky Holtzman, Yoram Cedar
-
Patent number: 8108583Abstract: A data transfer system comprising a first bus interface, a second bus interface, a first-in-first-out memory, a controller and a message unit. The message unit is operable to queue a plurality of data transfer request messages from the first bus interface and the second bus interface. The controller is operable to process each data transfer request message and transfer data between the first bus interface, the first-in-first-out memory and the second bus interface. The controller is configured to calculate error detection codes (EDCs) and chain EDC values.Type: GrantFiled: March 23, 2005Date of Patent: January 31, 2012Assignee: Emulex Design & Manufacturing CorporationInventors: Shawn Adam Clayton, Brian Mark Fortin, Daniel Brian Willie, John Leland Wood
-
Patent number: 8108571Abstract: A channel-less system and method are provided for multithreaded communications with a direct memory access (DMA) controller. The method accepts a plurality of DMA command messages directed to a fixed port address. The DMA command messages are arranged in a first-in first-out (FIFO) queue, in the order in which they are received. The DMA command messages are supplied to a DMA controller from the FIFO queue, and in response to the DMA command message, data transfer operation are managed by the DMA controller. Following the completion of each data transfer operation, a transfer complete message indicating completion is sent. In one aspect, DMA command messages are arranged in a plurality of parallel FIFO queues, and CD sets are stored in a plurality of context memories, where each context memory is associated with a corresponding FIFO queue.Type: GrantFiled: September 17, 2010Date of Patent: January 31, 2012Assignee: Applied Micro Circuits CorporationInventor: Daniel L. Bouvier
-
Publication number: 20120023280Abstract: A method and data processing system enables scheduling of atomic operations within a Peripheral Component Interconnect Express (PCIe) architecture during page migration. In at least one embodiment, firmware detects the activation of a page migration operation. The firmware notifies the I/O host bridge, which responds by setting an atomic operation stall (AOS) bit to a pre-established value that indicates that there is an ongoing migration within the memory subsystem of a memory page that is mapped to that I/O host bridge. When the AOS bit is set to the pre-established value, the I/O host bridge prevents/stalls any received atomic operations from completing. The I/O host bridge responds to receipt of receipt of an atomic operation by preventing the atomic operation from being initiated within the memory subsystem, when the AOS bit is set to the pre-established value. The AOS bit is reset when the migration operation has completed.Type: ApplicationFiled: July 20, 2010Publication date: January 26, 2012Applicant: IBM CORPORATIONInventors: Eric N. Lais, Steve Thurber
-
Patent number: 8099531Abstract: An information processing apparatus includes a device that performs data processing; and processors, each processor including a device driver corresponding to the device. A device driver set in correspondence with at least one processor has a resource-state holding unit that manages a resource flag indicating which processor is using or is scheduled to use resources used at the time of data processing using the device. At least one processor sets the resource flag to a flag value indicating that at least one processor is scheduled to use the resources in accordance with a schedule of at least one processor to use the device. At least one processor terminates or interrupts use of the device when at least one processor refers to the resource flag and recognizes that another processor is scheduled to use the resources during a period in which at least one processor is using the device.Type: GrantFiled: April 14, 2009Date of Patent: January 17, 2012Assignee: Sony CorporationInventor: Hiroshi Kyusojin
-
Publication number: 20120011295Abstract: Apparatus and method for direct data transfer in a wireless broadband system having an operating system, the apparatus including a central processing unit (CPU), at least one dedicated Direct Memory Access unit (DMA) local to the CPU, coupled directly to the CPU, and a commands FIFO (First In First Out) receiving commands from the CPU and automatically transferring the commands in sequence to the DMA for implementation by the DMA, in the absence of intervention by the operating system.Type: ApplicationFiled: June 2, 2011Publication date: January 12, 2012Applicant: DESIGNART NETWORKS LTDInventors: MEIR TSADIK, MOSHE TANACH, ASSAF TOUBOUL
-
Publication number: 20110320672Abstract: A distributed direct memory access (DMA) method, apparatus, and system is provided within a system on chip (SOC). DMA controller units are distributed to various functional modules desiring direct memory access. The functional modules interface to a systems bus over which the direct memory access occurs. A global buffer memory, to which the direct memory access is desired, is coupled to the system bus. Bus arbitrators are utilized to arbitrate which functional modules have access to the system bus to perform the direct memory access. Once a functional module is selected by the bus arbitrator to have access to the system bus, it can establish a DMA routine with the global buffer memory.Type: ApplicationFiled: June 28, 2011Publication date: December 29, 2011Inventors: Kumar Ganapathy, Ruban Kanapathippillai, Saurin Shah, George Moussa, Earle F. Philhower, III, Ruchir Shah
-
Publication number: 20110320759Abstract: A plurality of address spaces are assigned to an adapter. To select a particular address space for the adapter, a requestor identifier and address space identifier provided in a request by the adapter are used. Each address space may have a different address translation mechanism associated therewith.Type: ApplicationFiled: June 23, 2010Publication date: December 29, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: David Craddock, Thomas A. Gregg, Christoph Raisch
-
Patent number: 8086765Abstract: Illustrated is a system and method for identifying a memory page that is accessible via a common physical address, the common physical address simultaneously accessed by a hypervisor remapping the physical address to a machine address, and the physical address used as part of a DMA operation generated by an I/O device that is programmed by a VM. It also includes transmitting data associated with the memory page as part of a memory disaggregation regime, the memory disaggregation regime to include an allocation of an additional memory page, on a remote memory device, to which the data will be written. It further includes updating a P2M translation table associated with the hypervisor, and an IOMMU translation table associated with the I/O device, to reflect a mapping from the physical address to a machine address associated with the remote memory device and used to identify the additional memory page.Type: GrantFiled: April 29, 2010Date of Patent: December 27, 2011Assignee: Hewlett-Packard Development Company, L.P.Inventors: Yoshio Turner, Jose Renato Santos, Jichuan Chang
-
Publication number: 20110314199Abstract: A memory hub for a memory module having a DMA engine for performing DMA operations in system memory. The memory hub includes a link interface for receiving memory requests for access at least one of the memory devices of the system memory, and further including a memory device interface for coupling to the memory devices, the memory device interface coupling memory requests to the memory devices for access to at least one of the memory devices. A switch for selectively coupling the link interface and the memory device interface is further included in the memory hub. Additionally, a direct memory access (DMA) engine is coupled through the switch to the memory device interface to generate memory requests for access to at least one of the memory devices to perform DMA operations.Type: ApplicationFiled: June 20, 2011Publication date: December 22, 2011Applicant: ROUND ROCK RESEARCH, LLCInventor: Joseph M. Jeddeloh
-
Publication number: 20110314194Abstract: A flexible arrangement allows a single arrangement of Ethernet channel adapter (ECA) hardware functions to appear as needed to conform to various operating system deployment models. A PCI interface presents a logical model of virtual devices appropriate to the relevant operating system. Mapping parameters and values are associated with the packet streams to allow the packet streams to be properly processed according to the presented logical model and needed operations. Mapping occurs at both the host side and at the network side to allow the multiple operations of the ECA to be performed while still allowing proper delivery at each interface.Type: ApplicationFiled: August 26, 2011Publication date: December 22, 2011Inventors: Robert O. Sharp, Kenneth G. Keels, Brian S. Hausauer, John S. Lacombe
-
Publication number: 20110307759Abstract: In one embodiment, a direct memory access (DMA) controller comprises a transmit control circuit, an offload engine, and a receive control circuit. The transmit control circuit is configured to read first DMA data from an address space in a host. Coupled to receive the first DMA data from the transmit control circuit, the offload engine is configured to perform at least a first operation on the first DMA data to produce a result. The offload engine is configured to at least start performing the first operation during a DMA transfer that provides the first DMA data to the offload engine. Coupled to the offload engine to receive the result, the receive control circuit is configured to write the result to the address space in the host according to a DMA descriptor data structure that describes the DMA transfer.Type: ApplicationFiled: August 24, 2011Publication date: December 15, 2011Inventors: Dominic Go, Mark D. Hayter, Zongjian Chen, Weichun Ku
-
Patent number: 8079036Abstract: Disclosed is a structured model for developing DMA code and for performing DMA transactions. This model of structured DMA transactions provides a framework with default behaviors. Developers need only provide a minimal amount of configuration information and can then characterize subsequent DMA transactions in terms of a profile, thus reducing the amount of detailed and often redundant information that developers need to provide for each DMA transaction. In some embodiments, the DMA transaction model is expressed in terms of object-oriented programming constructs. In one example, a DMA enabler object captures general DMA operational parameters and manages underlying operating system objects and behavior. When device manager software receives an input/output request that involves a DMA data transfer, the device manager constructs a DMA transaction object that represents the DMA work request. During the processing of the DMA transaction, the DMA transaction object maintains state and status information.Type: GrantFiled: November 10, 2004Date of Patent: December 13, 2011Assignee: Microsoft CorporationInventor: Robin L. Callender
-
Publication number: 20110283036Abstract: Systems and methods are disclosed for performing multiple processing of data in a network. In one embodiment, the network comprises a first display pipeline that is formed in real time from a plurality of possible display pipelines and that performs at least a first processing step on received data. A buffer stores the processed data and a second display pipeline that is formed in real time from a plurality of possible display pipelines performs at least a second processing step on stored data.Type: ApplicationFiled: July 28, 2011Publication date: November 17, 2011Inventors: Patrick Law, Darren Neuman, David Baer
-
Patent number: 8060672Abstract: There is described a method, a bus protocol, a peripheral module, a processing unit, a hub and also to a system consisting of said components, for event signaling between at least one peripheral module and a processing unit by means of a system bus. In this case the data to be transmitted data is encoded into a larger symbol space, from which a standard idle symbol is used in telegram pauses for synchronizing a connection between transmitter and receiver. A message present at the peripheral modules is enabled to be signaled to the processing unit independently of the telegram traffic initiated by the processing unit.Type: GrantFiled: June 12, 2007Date of Patent: November 15, 2011Assignee: Siemens AktiengesellschaftInventors: Jürgen Maul, Albert Tretter, Hermann Zenger, Wolfgang Ziemann
-
Publication number: 20110276730Abstract: In a host-slave data transfer system, the slave device receives packet based data from an external device and stores the packet content in a buffer as data segments. The slave merges a plurality of data segments into data streams and transmits the data streams to the host. The host uses direct memory access (DMA) to unpack the data stream from the slave into individual data segments without memory copy. To enable the host to set up DMA, the slave transmits information regarding sizes of the data segments to the host beforehand via an outband channel, e.g. by transmitting the size information in headers and/or tailers inserted into previous data streams. The host utilizes the data segment size information to program descriptor tables, such that each descriptor in the descriptor tables causes one data segment in the data stream to be stored in the system memory of the host.Type: ApplicationFiled: May 4, 2010Publication date: November 10, 2011Applicant: MEDIATEK INC.Inventors: Chu-Ming Lin, Chiao-Chi Huang, Chien-Kuang LIN, Yu-Tin Hsu
-
Publication number: 20110271028Abstract: A modular integrated circuit includes a hub module that is coupled to a plurality of spoke modules via a plurality of hub interfaces. The plurality of hub interfaces provide a plurality of signal interfaces between the hub module and each of the plurality of spoke modules, wherein each of the plurality of signal interfaces is isolated from each of the other signal interfaces of the plurality of signals interface, and wherein each of the plurality of signal interfaces operates in accordance with a common signaling format.Type: ApplicationFiled: April 29, 2010Publication date: November 3, 2011Applicant: BROADCOM CORPORATIONInventors: Mark N. Fullerton, Robert Morris, Lance Flake, Lawrence J. Madar, III, Sam Liu, Chaoyang Zhao, Vinay Bhasin, Joyjit Nath, Bhupesh Kharwa, Claude G. Hayek
-
Patent number: 8046503Abstract: A system on chip comprises a CPU, a local memory a data processing module, and a DMA controller. The DMA controller comprises a first interface to handle data transmissions, to and from the local memory, associated with an indication to the local memory of an address in local memory, and is designed to perform data writes and reads in the local memory via this interface. The DMA controller also comprises a second interface, which in response to a command received from the central processing unit, operations for writing and reading data in the local memory via the first interface. The DMA controller also comprises a third interface with the processing module to transmit to it the data read, via the first interface, in the local memory, this transmission not being associated with an indication to the processing module, by the DMA controller, of an address.Type: GrantFiled: May 23, 2007Date of Patent: October 25, 2011Assignee: STMicroelectronics SAInventors: Patrice Couvert, Xavier Cauchy, Anthony Philippe, Sėbastien Ferroussat
-
Publication number: 20110258352Abstract: A system for enabling input/out virtualization for a device is disclosed. In one embodiment, the system includes a plurality of host CPUs; a multi-root switch connected to each of the plurality of host CPUs via respective buses; and an inline PCI virtualizing device connected to the multi-root switch via a front-side bus and the device via a back-side bus, the inline PCI virtualizing device including a plurality sets of registers, each of the plurality sets of registers accessible by a corresponding host CPU of the plurality of host CPUs and implementing functionalities of the device.Type: ApplicationFiled: April 20, 2010Publication date: October 20, 2011Applicant: Emulex Design & Manufacturing CorporationInventors: James B. WILLIAMS, Shawn Adam Clayton, Maria Clara Gutierrez, Alexander Nicolson, IV, James Winston Smart, John Leland Wood, David James Duckman, Carl John Lindeborg, William Irving Leavitt
-
Publication number: 20110258365Abstract: Provided is a RAID controlled storage device of a PCI-Express (PCI-e) type, which provides data storage/reading services through a PCI-Express interface. The RAID controller typically includes a disk mount coupled to a set of PCI-Express SSD memory disk units, the set of PCI-Express SSD memory disk units comprising: a set of volatile semiconductor memories; a disk monitoring unit coupled to the disk mount for monitoring the set of PCI-Express memory disk units; a disk plug and play controller coupled to the disk monitoring unit and the disk mount for controlling the disk mount; a high speed host interface coupled to the disk monitoring unit and the disk mount for providing high-speed host interface capabilities; a disk controller coupled to the high speed host interface and the disk monitoring unit; and a host interface coupled to the disk controller.Type: ApplicationFiled: April 20, 2010Publication date: October 20, 2011Inventor: Byungcheol Cho
-
Patent number: 8041855Abstract: A system for communicating with a processor within an integrated circuit can include a dual-bus adapter (115) coupled to the processor (105) through a first communication channel (110) and a second communication channel (120). The dual-bus adapter further can be coupled to a memory map interface (135) through which at least one peripheral device communicates with the processor. Single word operations can be exchanged between the processor and the dual-bus adapter through the first communication channel. Burst transfer operations can be performed by exchanging signaling information between the processor and the dual-bus adapter over the first communication channel and exchanging data words between the processor and the dual-bus adapter through the second communication channel.Type: GrantFiled: January 27, 2009Date of Patent: October 18, 2011Assignee: Xilinx, Inc.Inventors: Jingzhao Ou, Chi Bun Chan