Direct Memory Access (e.g., Dma) Patents (Class 710/308)
-
Patent number: 7831755Abstract: A method for establishing an interface between a host and a plurality of memory devices of a system that utilizes a Multimedia Card (MMC) or Digital (SD) protocol according to an interleaving scheme. A host sequentially transmits a first sequence of commands and data to a system bus in order to allow a first memory device among the memory devices to perform a first operation. The host then transmits a second sequence of commands and data to the system bus to allow a second memory device among the memory devices to perform a second operation after transmitting the first sequence of commands and data.Type: GrantFiled: February 20, 2008Date of Patent: November 9, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Kil-Joong Yun, Seon Taek Kim, Jae Hoon Lee
-
Publication number: 20100281201Abstract: A data storage system includes an input/output server and a storage unit. The input/output server includes a processor, memory, and a host channel adapter. The storage unit includes a processor, memory, and a storage module. The storage module includes a storage controller, and an interface block for connecting the storage module to a corresponding memory-mapped interface. The storage unit further includes a host channel adaptor. The storage unit host channel adapter is connected to a corresponding memory-mapped interface. The storage unit host channel adapter is capable of remote direct memory access to the input/output server. Protocol translation logic is configured to intercept a memory access request from the storage controller, and initiate a corresponding remote direct memory access to the input/output server through the storage unit host channel adapter and the input/output server host channel adapter.Type: ApplicationFiled: April 30, 2009Publication date: November 4, 2010Applicant: SUN MICROSYSTEMS, INC.Inventors: John Timothy O'Brien, George F. DeTar, JR.
-
Patent number: 7822885Abstract: A channel-less system and method are provided for multithreaded communications with a direct memory access (DMA) controller. The method accepts a plurality of DMA command messages directed to a fixed port address. The DMA command messages are arranged in a first-in first-out (FIFO) queue, in the order in which they are received. The DMA command messages are supplied to a DMA controller from the FIFO queue, and in response to the DMA command message, data transfer operation are managed by the DMA controller. Following the completion of each data transfer operation, a transfer complete message indicating completion is sent. In one aspect, DMA command messages are arranged in a plurality of parallel FIFO queues, and CD sets are stored in a plurality of context memories, where each context memory is associated with a corresponding FIFO queue.Type: GrantFiled: October 16, 2007Date of Patent: October 26, 2010Assignee: Applied Micro Circuits CorporationInventor: Daniel L. Bouvier
-
Patent number: 7822903Abstract: A processing system and method for transferring data in a processing system. The processing system includes a bus mastering device, a plurality of slave devices, and a bus interconnect configured to switch the bus mastering device between the slave devices. Each of the slave devices has a plurality of addresses. The bus interconnect includes a DMA controller configured to transfer data from a first one of the addresses to a second one of the addresses in response to a single bus command from the bus mastering device.Type: GrantFiled: November 7, 2006Date of Patent: October 26, 2010Assignee: QUALCOMM IncorporatedInventors: Richard Gerard Hofmann, Terence J. Lohman
-
Publication number: 20100269015Abstract: A data storage device may include an interface that is arranged and configured to interface with a host, a command bus, multiple memory devices that are operably coupled to the command bus and a controller that is operably coupled to the interface and to the command bus. The controller may be arranged and configured to receive a read metadata command for a specified one of the memory devices from the host using the interface, read metadata from the specified memory device and communicate the metadata to the host using the interface.Type: ApplicationFiled: April 7, 2010Publication date: October 21, 2010Applicant: GOOGLE INC.Inventors: Albert T. Borchers, Andrew T. Swing, Robert S. Sprinkle, Jason W. Klaus
-
Publication number: 20100268963Abstract: There is provided an inter-bus communication interface device capable of efficiently performing transfer of data between a plurality of devices connected to different buses, respectively. When communication data is transmitted, a first device writes the communication data into a buffer, whereas when communication control information is transmitted, the first device writes the communication control information into a register. A control circuit passes the communication data stored in the buffer to a second device, and passes the communication control information stored in the register to a second device.Type: ApplicationFiled: October 16, 2009Publication date: October 21, 2010Applicant: FUJITSU LIMITEDInventors: Kenichi IIZUKA, Kumiko Toshimori, Machiko Soejima
-
Publication number: 20100262746Abstract: An integrated circuit also referred to as an integrated computing system has a single substrate that has either deposited thereon or etched thereon, a central processing unit, a north bridge, a south bridge, and a graphics controller. An internal bus is coupled between the north bridge and the central processing unit. The central processing unit and north bridge do not require interfaces to perform bus protocol conversions.Type: ApplicationFiled: June 24, 2010Publication date: October 14, 2010Applicant: ATI TECHNOLOGIES ULCInventors: Adrian Sfarti, Korbin Van Dyke, Michael Frank, Arkadi Avrukin
-
Publication number: 20100257298Abstract: Device driven transfer of data from the device to a memory of a host. The device may receive data from one or more data sources. The device may transfer at least a portion of the data to the memory of the host coupled to the device. Transferring may be performed without an initiation of the transfer by the host. Additionally, transferring may include, for each of the one or more data sources, determining a portion of the memory medium corresponding to the data source, determining a latest value for the data source from the data, and storing the latest value for the data source in the portion of the memory. Storing the latest value may include overwriting a previous value of the data source when the previous value exists in the portion of the memory medium.Type: ApplicationFiled: May 27, 2009Publication date: October 7, 2010Inventors: Rodney W. Cummings, William R. Pitts, Matthew M. Brzezinski, Eric L. Singer
-
Publication number: 20100257289Abstract: A DMA controller includes an information manager and a signal generator. The information manager manages individual information by grouping the information according to grouping of a DMA transfer corresponding to relativity between the DMA transfer individually executed. The individual information corresponds to individual DMA transfer. The signal generator generates a signal based on the individual information managed by the information manager. The signal indicates a completion of the DMA transfer in group of the DMA transfer. It is possible to prevent redundant information from being transmitted through the bus by informing a CPU of completion of the DMA transfer in a unit of group.Type: ApplicationFiled: March 26, 2010Publication date: October 7, 2010Inventor: Yousuke SASAKI
-
Patent number: 7809853Abstract: A system balances bandwidth used by a data stream. The system receives data in the data stream and partitions the data into bursts. The system then identifies whether a size of a current one of the bursts is less than a size of a maximum burst associated with the data stream and schedules an additional burst in the data stream when the current burst size is less than the maximum burst size. The system transmits the current burst and the additional burst to balance bandwidth used by the data stream.Type: GrantFiled: June 9, 2006Date of Patent: October 5, 2010Assignee: Juniper Networks, Inc.Inventors: Kevin Clark, Sharada Yeluri, Shahriar Ilislamloo
-
Patent number: 7802045Abstract: A processor bus linked with at least a processor, a memory bus linked with a main memory, and a system bus linked with at least an input/output device are connected to a three-way connection control system. The control system includes a bus-memory connection controller connected to address buses and control buses respectively of the processor, memory, and system buses to transfer address and control signals therebetween. The control system further includes a data path switch connected to data buses respectively of the processor, memory, and system buses to transfer data via the data buses therebetween depending on the data path control signal.Type: GrantFiled: July 13, 2009Date of Patent: September 21, 2010Assignee: Hitachi, Ltd.Inventors: Koichi Okazawa, Koichi Kimura, Hitoshi Kawaguchi, Ichiharu Aburano, Kazushi Kobayashi, Tetsuya Mochida
-
Publication number: 20100223415Abstract: Accessing memory on a first device from a second device is supported by reversible host/client interfacing between the devices. The reversible interfacing permits the first and second devices to be configured respectively as host and client, or respectively as client and host.Type: ApplicationFiled: March 1, 2009Publication date: September 2, 2010Applicant: QUALCOMM IncorporatedInventors: Elisha Ulmer, John Hillan
-
Publication number: 20100217966Abstract: The booting method of a computing system includes determining whether boot data of an operating system is pinned to a main memory, reading boot data from a storage device to pin the read boot data to the main memory when relocation of the pinned boot data is required, and performing a booting operation using the pinned boot data.Type: ApplicationFiled: February 16, 2010Publication date: August 26, 2010Inventor: Hojun Shim
-
Patent number: 7783826Abstract: In one embodiment of the invention, a method of operating a memory system is provided, including concurrently reading data from a plurality of memories of the memory system and outputting the data from the memory system at an output channel capacity of an I/O port of the memory system by converting a data bus width of data read from at least some of the plurality of memories to a data bus width of the I/O port.Type: GrantFiled: September 28, 2006Date of Patent: August 24, 2010Assignee: Qimonda AGInventors: Andreas Taeuber, Detlev Richter, Luca de Ambroggi, Rainer Spielberg
-
Patent number: 7779194Abstract: The present invention relates to a microcontroller including a central processing unit, at least one memory, a bus coupling the storage location to the central processing unit, and a data modification module for modifying data in the at least one memory. The data modification module includes a first interface being coupled to the bus for transferring data to the at least one memory over the bus, and a second interface being adapted to be coupled to an external device for receiving the data, wherein the data modification module is adapted to operate as a bus master and to transfer data received from the external device over the bus to the at least one memory.Type: GrantFiled: June 24, 2008Date of Patent: August 17, 2010Assignee: Texas Instruments IncorporatedInventors: Frank Noha, Bernhard Fuessl
-
Patent number: 7761644Abstract: A multiprocessor system, more particularly for terminal devices of mobile radiotelephony, in which system are arranged on a common chip: at least two processors, at least one rewritable memory which can be accessed by the two processors, at least one cache memory via which the first processor has access to the memory, at least one bridge via which the second processor has access to the memory.Type: GrantFiled: August 17, 2000Date of Patent: July 20, 2010Assignee: ST-Ericsson SAInventors: Axel Hertwig, Harald Bauer, Urs Fawer, Paul Lippens
-
Patent number: 7757232Abstract: An apparatus employs a work request list to access a memory device. The apparatus comprises an upper layer protocol that generates the work request list comprising a plurality of work requests, the work request list having an attribute that indicates the number of the plurality of work requests in the work request list. The apparatus additionally comprises an interface that is adapted to receive the work request list and individually enqueue the plurality of work requests.Type: GrantFiled: August 14, 2003Date of Patent: July 13, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Jeffrey R. Hilland, Mallikarjun Chadalapaka, Michael R. Krause, Paul R. Culley, David J. Garcia
-
Publication number: 20100174843Abstract: A bus system for the real-time communication of a superordinate unit with one or more subordinate units is used for exchanging address and data information via a bus. For the rapid exchange of messages, further fields are provided between the fields for the address and data information.Type: ApplicationFiled: March 17, 2010Publication date: July 8, 2010Applicant: Rohde & Schwarz GmbH & Co. KGInventors: Martin HUBER, Hendrik Koehler
-
Publication number: 20100174885Abstract: Provided are a reconfigurable processor and operating method thereof. The reconfigurable processor may use a configuration memory distributed to each operation unit. The distributed configuration memory may be separated into a distributed operation configuration memory including configuration information about an operation of a function unit, and a distributed routing configuration memory including configuration information about routing. The distributed operation configuration memory may be activated according to a predicate signal.Type: ApplicationFiled: September 21, 2009Publication date: July 8, 2010Inventors: Il-hyun PARK, Soo-jung Ryu, Dong-hoon Yoo, Yeon-gon Cho, Bernhard Egger, Woon Seo
-
Method and apparatus for host messaging unit for peripheral component interconnect busmaster devices
Patent number: 7752374Abstract: Peripheral Component Interconnect (PCI) device contains Host Messaging Unit (HMU) which is operative to off load host processor and PCI device processor from PCI bus transfer overhead. HMU is configurable to asynchronously retrieve host processor commands from circular buffer, either by using polling or interrupt service techniques. Both host command retrieval methods are operable to remove host processor and PCI device processor from direct PCI bus command transactions, thereby increasing the efficiency of both processors. Interrupt service control of HMU is operative to buffer multiple service requests from PCI device processor, so that a more efficient use of the host processor interrupt service routine is implemented, providing for multiple service requests to be serviced in a single interrupt service request.Type: GrantFiled: August 24, 2006Date of Patent: July 6, 2010Assignee: International Business Machines CorporationInventor: Bruce Michael Cassidy -
Publication number: 20100169532Abstract: A system LSI includes first and second memories, first and second buses, a bus bridge that performs signal transfer between the first and second buses, a first bus system connecting to the first bus and accessing the first or second memory, a second bus system connecting to the second bus and accessing the first or second memory, a memory access circuit having first and second bus-side input/output terminals that perform signal transfer to/from the first and second buses and first and second memory-side input/output terminals that perform signal transfer to/from the first and second memories.Type: ApplicationFiled: November 12, 2009Publication date: July 1, 2010Applicant: FUJITSU MICROELECTRONICS LIMITEDInventors: Shinichi SUTOU, Kiyomitsu Katou
-
Publication number: 20100161868Abstract: A data transfer apparatus performing data communication by transmitting a bus use request to an arbiter between a plurality of nodes coupled in a tree shape through a bus is provided. The data transfer apparatus includes a request generation circuit which generates a highest priority request indicating that a priority level for using the bus is the highest, a determination circuit which determines the priority level of the highest priority request, and a priority level setting circuit which determines the highest priority request which takes priority based on a result of the determination circuit when a plurality of highest priority requests conflicts in a node.Type: ApplicationFiled: December 10, 2009Publication date: June 24, 2010Applicant: FUJITSU MICROELECTRONICS LIMITEDInventor: Hirotaka UENO
-
Publication number: 20100153610Abstract: A bus interface unit receives first and second data sent out to a data bus and observes address values indicated on an address bus. The first and second data are written into first and second registers respectively. First and second address detection unit receive the address values observed by the bus interface respectively. The first address detection unit outputs a first detection signal when it detects an address value which corresponds with the value of the first data. The second address detection unit outputs a second detection signal, when it detects an address value having an increment from the first data, which corresponds with the value of the second data. A control unit raises the priority of one of the bus masters given a bus utilization right, during the period from a start of outputting the first detection signal to an end of outputting the second detection signal.Type: ApplicationFiled: December 14, 2009Publication date: June 17, 2010Applicant: Kabushiki Kaisha ToshibaInventor: Yutaka Kawashima
-
Patent number: 7739441Abstract: A translator of an apparatus in an example communicatively interconnects a serial protocol bus that follows a native fully buffered dual in-line memory module protocol (native FB-DIMM protocol) and three or more parallel protocol memory module channels that comprise a plurality of double data rate registered and/or unbuffered dual in-line memory modules (DDR registered and/or unbuffered DIMMs).Type: GrantFiled: April 30, 2007Date of Patent: June 15, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Teddy Lee, Michael Bozich Calhoun, Dennis Carr, Ricardo Ernesto Espinoza-Ibarra, Lidia Warnes
-
Patent number: 7730246Abstract: A method is described that involves determining that software state information of program code is to be made visible to a monitoring system. The method also involves initiating the writing of the software state information into a register. The method also involves waiting for the software state information to be placed onto a link within a link based computing system.Type: GrantFiled: June 30, 2005Date of Patent: June 1, 2010Assignee: Intel CorporationInventors: Keshavram N. Murty, Tessil Thomas, Keshavan Tiruvallur
-
Patent number: 7721038Abstract: Provided is a System on Chip (SoC) system for a multimedia system enabling high-speed transfer of a large amount of multimedia data and a processor to rapidly control a peripheral device. The SoC system includes a processor; a plurality of peripheral devices; a plurality of physically divided memories; a control bus for transferring a control signal from the processor to the peripheral devices and the memories; a data bus for transferring data between the processor, the peripheral devices and the memories; a bridge for coupling the control bus and the data bus to the processor; a plurality of memory controllers coupled to the control bus and controlling each of the memories; a Direct Memory Access (DMA) controller coupled to the data bus and the control bus and controlling data transfer between the peripheral devices and the memories; and a matrix switch coupled between the DMA controller and the memory controllers and enabling simultaneous multiple memory access.Type: GrantFiled: July 11, 2008Date of Patent: May 18, 2010Assignee: Electronics and Telecommunications Research InstituteInventors: Ik Jae Chun, Tae Moon Roh, Jong Dae Kim
-
Publication number: 20100121994Abstract: A memory subsystem, array controller, method, and design structure are provided for a stacked memory array. The memory subsystem includes an array controller and at least one memory array. The array controller includes a primary and secondary buffer interface to communicate with a memory controller via a cascade interconnected bus. The array controller also includes an array access controller to process memory access commands received via one of the primary and secondary buffer interfaces. The at least one memory array includes a memory cell array die separately packaged with respect to the array controller and coupled to the array controller in a stacked configuration via memory core data lines using through silicon vias (TSVs).Type: ApplicationFiled: November 10, 2008Publication date: May 13, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kyu-hyoun Kim, Paul W. Coteus
-
Publication number: 20100115170Abstract: A chip having integrated multiple processor cores and a data processing method are disclosed. The processor chip includes an MP core (main processor core), an AP core (application processor core) which performs a processing function designated by a control of the MP core, a first SM controller which sets a path such that the MP core is coupled with a shared memory, and a second SM controller which sets a path such that the AP core is coupled with the shared memory. By virtue of the present invention, the number of chips installed can be minimized, to allow efficient utilization of PCB space and enable a compact size for a portable terminal.Type: ApplicationFiled: January 24, 2008Publication date: May 6, 2010Inventor: Jong-Sik Jeong
-
Publication number: 20100106880Abstract: A system and method operable to manage misaligned direct memory access (DMA) data transfers is provided. This method involves determining a delta between N bytes of data to be copied from within a local side buffer (source location) to a remote buffer (destination location). After the delta is determined a tail of the same length is copied to temporary storage. Then the N bytes of data on the local side buffer minus the tail will be shifted to align the N bytes of data to be copied from within the local side buffer to the starting address of the destination location in the remote buffer. The pre-shifted N bytes of data within the local side buffer may be DMA transferred to the remote buffer.Type: ApplicationFiled: October 24, 2008Publication date: April 29, 2010Inventors: Gregory Howard Bellows, Jason N. Dale, Dean Joseph Burdick
-
Publication number: 20100095044Abstract: A motherboard system is provided. The motherboard system includes a central processing unit (CPU), a control unit and an interface connector. The control unit is electrically connected to the CPU. The interface connector is electrically connected to the control unit and has a boot loader interface unit and a peripheral storage device interface unit, wherein the boot loader interface unit is electrically connected to the control unit and is configured for electrically connecting a system read only memory. When the power of the motherboard system is turned on, the CPU sends a read only memory fetch cycle to the control unit and fetches a booting program from the system read only memory configured in an external device via the boot loader interface unit. Accordingly, the system read only memory can be conveniently updated and maintained.Type: ApplicationFiled: February 5, 2009Publication date: April 15, 2010Applicant: PHISON ELECTRONICS CORP.Inventor: Yung-Hsiang Cho
-
Patent number: 7697312Abstract: In a storage system directly connected to a network, if conventional interfaces and protocols are used when an I/O command issued from a file server is transmitted to the storage system, the command/data is serially transferred via a single transfer path so that the performance is lowered. Conventional interfaces do not provide the means to notify the storage system of the failure at the file server. The file server and a channel adapter of the storage system are mounted on the same board and connection paths therebetween are controlled so that a plurality of protocols can be operated independently. A path independent from a command/data path is provided between the file server and channel adapter, and the received failure information is stored in a shared memory of the storage system and used for the fail-over.Type: GrantFiled: January 31, 2007Date of Patent: April 13, 2010Assignee: Hitachi, Ltd.Inventors: Atsushi Tanaka, Akiyoshi Hashimoto, Norio Hirako
-
Publication number: 20100082861Abstract: In an embodiment, an apparatus includes a memory controller configured to control first and second memory components. A point-to-point data bus configured to pass data between the memory controller and the memory components may include a direct connection from each memory component to the memory controller. A daisy chained address bus configured to pass commands between the memory controller and the memory components may include a direct connection from the first memory component to the memory controller and a daisy chain connection from the first memory component to the second memory component.Type: ApplicationFiled: September 26, 2008Publication date: April 1, 2010Applicant: Cypress Semiconductor CorporationInventors: Bruce Barbara, Gabriel Li, Thinh Tran, Joseph Tzou
-
Patent number: 7676621Abstract: A computer system is disclosed that includes: a communications bus implemented in accordance with an Inter-IC bus specification; a bus controller coupled to the communications bus; a send machine coupled between a host processor and the bus controller; and a first-in first-out (FIFO) buffer coupled to the send machine and coupled between the host processor and the bus controller.Type: GrantFiled: September 12, 2003Date of Patent: March 9, 2010Assignee: Hewlett-Packard Development Company, L.P.Inventors: Paul J. Mantey, Michael D. Young, David R. Maciorowski
-
Publication number: 20100057960Abstract: Apparatus, systems, and methods may operate to receive from a requesting device, at a memory device, a request to access a memory domain associated with the memory device, and to deny, by the memory device, the request if the memory domain comprises any part of a secure domain, and the requesting device has not asserted a secure transfer indication. Additional operations may include granting the request if the memory domain comprises some part of the secure domain and the requesting device has asserted the secure transfer signal, or if the memory domain comprises only a non-secure domain. Additional apparatus, systems, and methods are disclosed.Type: ApplicationFiled: August 26, 2008Publication date: March 4, 2010Applicant: Atmel CorporationInventor: Erik K. Renno
-
Patent number: 7673091Abstract: A bus bridge between a high speed DMA bus and a lower speed peripheral bus sets a threshold for minimum available buffer space to send a read request dependent upon a frequency ratio and the DMA read latency. Similarly, a threshold for minimum available data for a write request depends on the frequency ratio and the DMA write latency. The bus bridge can store programmable values for the DMA read latency and write latency.Type: GrantFiled: April 22, 2008Date of Patent: March 2, 2010Assignee: Texas Instruments IncorporatedInventors: Ashutosh Tiwari, Subrangshu Kumar Das
-
Patent number: 7673089Abstract: A memory apparatus includes a non-volatile computer memory, a USB mass storage controller connected to the non-volatile computer memory, the USB mass storage controller including a daisy chain component, a male USB interface connected to the USB mass storage controller, and at least one other interface for a memory device, other than a USB interface, the at least one other interface being connected to the USB mass storage controller.Type: GrantFiled: November 6, 2007Date of Patent: March 2, 2010Assignee: The United States of America as represented by the Administrator of the National Aeronautics and Space AdministrationInventor: Michael G. Hinchey
-
Publication number: 20100049896Abstract: A conventional serial communications protocol that is limited to supporting only host-to-slave communications, such as SATA or SAS, is extended to support peer-to-peer communications, e.g., by adding a memory-map layer into the conventional protocol stack between the link layer and the protocol layer. The addition of the memory-map layer enables two (or more) non-host devices (i.e., peer devices) to communicate with one another without using a host computer and without relying on conventional protocol-bridging techniques.Type: ApplicationFiled: November 2, 2009Publication date: February 25, 2010Applicant: AGERE SYSTEMS INC.Inventors: Ali U. Ahmed, Gregory W. Sheets, Lane A. Smith, David W. Thompson
-
Publication number: 20100049895Abstract: System and method for providing a high speed connection to a memory medium of a mobile device. The mobile device may be a mobile phone or other type of portable electronic device. The memory medium may be removable and/or may be flash memory, as desired. The mobile device may include a USB hub that provides a direct high speed connection between an external device and a memory medium of the mobile device. The USB hub may also provide a connection (possibly high speed) between the external device and the processor of the mobile device. The mobile device may also include a high speed connection between the processor of the mobile device and the memory medium.Type: ApplicationFiled: October 30, 2009Publication date: February 25, 2010Inventor: Wayne Liang
-
Patent number: 7664892Abstract: Provided are a method, system, and program for managing data read operations of a read command such as a read command packaged in an Internet Small Computer System Interface packet. In one embodiment, a network adapter has a microengine which obtains read target data from a cache coupled to the network adapter to respond to a read command packaged in a packet sent by an initiator over a network. If the network adapter cache does not have the target data addressed by the read command, the read command is forwarded to a target controller coupled to a storage unit to process the read command.Type: GrantFiled: February 1, 2008Date of Patent: February 16, 2010Assignee: Intel CorporationInventor: Ramamurthy Krithivas
-
Patent number: 7664884Abstract: Embodiments of the present invention provide a media drive that is intended for reduction in power consumption required for serial communications to/from a host, and a power saving method thereof. In one embodiment, a HDD includes: a cache; a host interface for transferring, to a host, transfer data read out from the cache; a host interface manager that controls the execution of commands so as to generate a transfer unnecessary period during which a command and transfer data need not be exchanged with the host; and a MPU that brings a serial communication part of the host interface into a power save mode during the transfer unnecessary period. The host interface manager determines the optimum data transfer timing of transferring data from the cache to the host on the basis of a transfer rate at which data is transferred to the host, and a read rate at which data is read out from a disk into the cache.Type: GrantFiled: November 4, 2005Date of Patent: February 16, 2010Assignee: Hitachi Global Storage Technologies Netherlands B.V.Inventors: Atsushi Kanamaru, Tadahisa Kawa, Hiromi Kobayashi, Hirofumi Saitoh
-
Publication number: 20100023818Abstract: A new architecture for use with computer memory storage devices is disclosed that provides means by which a memory storage device may be accessed both as standard archive file device as well as in any unique physical and native command set modes supported by the device. A system architecture for accessing a memory storage device that provides access to the storage device via a standard memory storage method while alternatively providing direct access to the full physical and functional capabilities of the storage device. The system architecture has four main elements. Firstly, a central processing system which acts as the user interface and controls access to all attached peripheral functions. Secondly, an electronic bridge connected on one side to the central processing system via a standard I/O channel and on the other side to the memory device through a memory bridge presenting the memory device to the central processing system as a standard memory peripheral.Type: ApplicationFiled: July 14, 2009Publication date: January 28, 2010Applicant: INTERNATIONAL MICROSYSTEMS, INC.Inventor: Peter Arthur SCHADE
-
Publication number: 20100011137Abstract: A method and apparatus for improving performance of mass storage class devices accessible via a Universal Serial Bus (USB) is presented. Performance is improved by providing support in a USB host to allow command queuing and First-Party DMA (FPDMA) to be supported in the mass storage class devices.Type: ApplicationFiled: December 18, 2008Publication date: January 14, 2010Inventor: Steven McGowan
-
Publication number: 20100005212Abstract: Systems and methods for providing a variable frame format protocol in a cascade interconnected memory system. The systems include a memory hub device that utilizes a first bus interface to communicate on a high-speed bus. The hub device also includes frame decode logic for translating variable format frames received via the first bus interface into memory device commands and data. The translating includes identifying write data headers and associated write data for self-registering write to data buffer commands.Type: ApplicationFiled: July 1, 2008Publication date: January 7, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Kevin C. Gower, Warren E. Maule, Michael R. Trombley, Gary A. Van Huben
-
Patent number: 7644211Abstract: A solution is provided for controlling universal serial bus (USB) messages between a plurality of host computers and a USB device. First and second USB servers may communicate with first and second host computers, respectively. A USB client may then communicate with the USB device. A first control path between the USB client and the first USB server and a second control path between the USB client and the second USB server may be established. Then a first data transfer path may be established between the USB client and the first USB server, the first data transfer path enabling the sending of data between the USB client and the first USB server over a data network. Then a busy message may be sent from the USB client to the second USB server over the second control path when the first data transfer path is established with the first USB server.Type: GrantFiled: December 7, 2004Date of Patent: January 5, 2010Assignee: Cisco Technology, Inc.Inventors: John Toebes, Arthur Howarth, Mickey Sartin
-
Publication number: 20090319714Abstract: A system and method for transmitting data packets from a memory hub to a memory controller is disclosed. The system includes an upstream reception port coupled to an upstream link. The upstream reception port receives the data packets from downstream memory hubs. The system further includes a bypass bus coupled to the upstream reception port. The bypass bus transports the data packets from the upstream reception port. The system further includes a temporary storage coupled to the upstream reception port and configured to receive the data packets from the upstream reception port. The system further includes a bypass multiplexer for selectively coupling an upstream transmission port to either one of a core logic circuit, the temporary storage, or the bypass bus.Type: ApplicationFiled: August 31, 2009Publication date: December 24, 2009Inventors: Ralph James, Joe Jeddeloh
-
Publication number: 20090300256Abstract: A circuit arrangement and method facilitate the direct streaming of data between producer and consumer circuits (12P, 12C) that are otherwise configured to communicate over an address-based network (18). Sync signals (46, 56) are generated for each of producer and consumer circuits (12P, 12C) from the address information encoded into requests that communicate the data streams output by the producer circuit (12P) and expected by the consumer circuit (12C). The sync signals (46, 56) for the producer and consumer circuits (12C) are then used to selectively modify the data stream output by the producer circuit (12P) to a format expected by the consumer circuit (12C). Typically, such modification takes the form of inserting data into the data stream when the consumer circuit (12C) expects more data than output by the producer circuit (12P), and discarding data communicated by the producer circuit (12P) when the consumer expects less data than that output by the producer circuit (12P).Type: ApplicationFiled: June 23, 2006Publication date: December 3, 2009Applicant: NXP B.V.Inventor: Jens Roever
-
Publication number: 20090287871Abstract: The present invention provides a USB host controller and control method thereof. The USB host controller comprises a first controller, a second controller and a first memory. The first controller controls first transfer between a host and a USB device. The second controller controls second transfer between the host and the USB device. The first memory is coupled to the first controller and the second controller and is configured to temporarily store data transferred between the host and the USB device. The first controller accesses the first memory during the first transfer, and the second controller accesses the first memory during the second transfer.Type: ApplicationFiled: January 27, 2009Publication date: November 19, 2009Applicant: VIA TECHNOLOGIES, INC.Inventors: Xin Zhang, Wenbin Li, Dejian Li
-
Patent number: 7620748Abstract: In conventional storage device system, data transfer from memory to IO bus has to go through an intermediate volatile memory (cache). Data transfer therefore is completed in two steps—data is transferred from memory to cache and then from cache to the IO bus. Memory-to-cache transfer is handled by one DMA engine and another DMA engine for cache-to-IO transfer. To start the transfer, processor prepares the DMA transfer from memory to cache. Upon completion of the memory-to-cache transfer, the processor is interrupted to prepare the transfer from cache to IO. In between transfers, the processor has to intervene to setup the next transfer utilizing the precious processor cycles. The present invention improves on the above process using two novel schemes; 1) The use of dependency table to facilitate the transfer from memory-to-IO with less intervention from the processor and 2) the use of Bus Snooping scheme to bypass the transfer to cache making the transfer directly from memory to IO bus.Type: GrantFiled: April 6, 2006Date of Patent: November 17, 2009Assignee: Bitmicro Networks, Inc.Inventors: Ricardo Bruce, Rey Bruce, Federico Zalzos Sambilay, Jr., Bernard Sherwin Leung Chiw
-
Publication number: 20090276557Abstract: A processor bus linked with at least a processor, a memory bus linked with a main memory, and a system bus linked with at least an input/output device are connected to a three-way connection control system. The control system includes a bus-memory connection controller connected to address buses and control buses respectively of the processor, memory, and system buses to transfer address and control signals therebetween.Type: ApplicationFiled: July 13, 2009Publication date: November 5, 2009Applicant: HITACHI, LTD.Inventors: Koichi Okazawa, Koichi Kimura, Hitoshi Kawaguchi, Ichiharu Aburano, Kazushi Kobayashi, Tetsuya Mochida
-
Publication number: 20090271555Abstract: A method of accessing data in a device comprising: a first integrated circuit having a processor, a memory connected to the processor and a direct memory access engine operatively coupled to the memory and to the microprocessor; a second integrated circuit comprising storage means for holding data values in respective locations, the second integrated circuit being connected to the first integrated circuit via a serial link, the method comprising: the processor generating a plurality of memory access requests independent from one another and supplying a bundle of said independent memory access requests to the direct memory access engine, each memory access request comprising an address of a storage location in the storage means; the direct memory access engine sequentially supplying the memory access requests via the serial link to the second integrated circuit; the second integrated circuit returning a data value responsive to each memory access request and appending to the data value said address of the locaType: ApplicationFiled: April 17, 2009Publication date: October 29, 2009Inventors: Andy Bond, Chris Goodings