Array Processor Patents (Class 712/10)
-
Patent number: 6681341Abstract: A processor isolation technique enhances debug capability in a highly integrated multiprocessor circuit containing a programmable arrayed processing engine for efficiently processing transient data within an intermediate network station of a computer network. The technique comprises a mechanism for programming a code entry point for each processor of a processor complex utilizing a register set that is accessible via an out-of-band bus coupled to a remote processor of the engine. The programmable entry point mechanism operates in conjunction with a bypass capability that passes transient data through a processor complex that is not functional, not running or otherwise unable to process data. Another aspect of the debug technique involves the ability to override completion control signals provided by each processor complex in order to advance a pipeline of the processing engine.Type: GrantFiled: November 3, 1999Date of Patent: January 20, 2004Assignee: Cisco Technology, Inc.Inventors: William Fredenburg, Kenneth Michael Key, Michael L. Wright, John William Marshall
-
Publication number: 20030233528Abstract: Attorney Docket No. 22397.324A method and system is provided for moving a substrate relative to a pixel panel in a digital photolithography system. The method can be used for performing photolithography on a substrate, the substrate having a first portion with a first design resolution and a second portion with a second design resolution. The method includes scanning the first portion of the substrate, having the first design resolution, at a first speed and scanning the second portion of the substrate, having the second design resolution, at a second speed, different from the first.Type: ApplicationFiled: June 14, 2002Publication date: December 18, 2003Applicant: Ball Semiconductor, Inc.Inventors: Wenhui Mei, Akira Ishikawa
-
Patent number: 6662246Abstract: A two-dimensional direct memory access system that maximizes processing resources in image processing systems. The present invention includes a two-dimensional direct memory access machine. Also, it employs a ping-pong style memory buffer to assist in the transfer and management of data. In certain applications of the invention, the type of data used by the invention is image data. The two-dimensional direct memory access machine transfers a specific cross sectional area of the image data to a processor. The efficient method of providing the processor only with the specific cross sectional area of the image data that is to be processed at a given time provides decreased processing time and a better utilization of processing resources within the two-dimensional direct memory access system.Type: GrantFiled: August 12, 2002Date of Patent: December 9, 2003Assignee: ViewAhead Technology, Inc.Inventors: Hooman Honary, Anatoly Moskalev
-
Patent number: 6658448Abstract: A method in a multi-processor computing system is disclosed. The method is an object-oriented method that allows a user to make associations between processes to be executed and available CPUs of the system. In particular, the method includes the displaying of the associations for a user to manipulate. Responses are accepted by the method from a user for creating logical groupings of the CPUs, hereinafter referred to as affinity groups. Next, an affinity mask is accepted from the user for each of the affinity groups, which affinity mask assigns available ones of the CPUs. After this a determination is made as to whether or not there are more CPUs to be assigned to the affinity groups, and if not; specific rules that make associations between the processes and the affinity groups are then accepted by the method from the user.Type: GrantFiled: October 21, 1999Date of Patent: December 2, 2003Assignee: Unisys CorporationInventors: Joseph Peter Stefaniak, Philip Douglas Wilson
-
Patent number: 6657632Abstract: A system is described that is broadly directed to a system of integrated circuit components. The system comprises a plurality of nodes that are interconnected by communication links. A random access memory (RAM) is connected to each node. At least one functional unit is integrated into each node, and each functional unit is configured to carry out a predetermined processing function. Finally, each RAM includes a coherency mechanism configured to permit only read access to the RAM by other nodes, the coherency mechanism further configured to permit write access to the RAM only by functional units that are local to the node.Type: GrantFiled: January 24, 2001Date of Patent: December 2, 2003Assignee: Hewlett-Packard Development Company, L.P.Inventors: Darel N Emmot, Byron A Alcorn
-
Publication number: 20030196071Abstract: A coupling facility is coupled to one or more other coupling facilities via one or more peer links. The coupling of the facilities enables various functions to be supported, including the duplexing of structures of the coupling facilities. Duplexing is performed on a structure basis, and thus, a coupling facility may include duplexed structures, as well as non-duplexed or simplexed structures.Type: ApplicationFiled: October 1, 2001Publication date: October 16, 2003Applicant: International Business Machines CorporationInventors: David A. Elko, Steven N. Goss, Michael J. Jordan, Georgette L. Kurdt, Jeffrey M. Nick, Kelly B. Pushong, David H. Surman
-
Patent number: 6631466Abstract: A high-speed parallel pattern searching system is disclosed. The high-speed parallel pattern searching system allows the body of a data packet to be searched for one or more patterns such as a string or a series of strings. These string patterns can be defined by the grammar of regular expressions. In the invention, one or more patterns are loaded into one or more nanocomputers that operate in parallel. A control system then feeds a packet body into the participating nanocomputers such that each participating nanocomputer tests for a match. The various tests performed by the nanocomputers may be combined to perform complex searches. These nanocomputer searches are performed in parallel. Furthermore, several different searches may be combined together using control statements. A combination of these searches engines can be supported such that data is also looked at in parallel.Type: GrantFiled: May 9, 2000Date of Patent: October 7, 2003Assignee: PMC-SierraInventors: Vikram Chopra, Ajay Desai, Raghunath Iyer, Sundar Iyer, Moti Jiandani, Ajit Shelat, Navneet Yadav
-
Patent number: 6625722Abstract: A data processor controller comprising a first processor for generating data processor instructions at a first rate and an instruction multiplying circuit for receiving the data processor instructions at the first rate and being a arranged to multiply the instructions and forward the multiplied instructions to a data processor at a second rate substantially greater than the first rate is disclosed. The first processor outputs a stream of compounded data processor instructions and the multiplying circuit separates the compounded instructions into a single stream of individual instructions in a non-compounded format. Multiplication is effectively achieved by repeating both single and blocks of data processor instructions. The effective bandwidth between the first processor and the data processor is multiplied by the multiplying circuit which takes advantage of the different sizes of data pathways available between the first processor and the data processor.Type: GrantFiled: November 16, 1999Date of Patent: September 23, 2003Assignee: Aspex Technology LimitedInventor: John C Lancaster
-
Patent number: 6625721Abstract: A processor has at least two sets of registers. The first set stores a matrix of data, and the second set stores a transposed copy of the matrix of data. When any portion of any row of the first set is modified, the corresponding portion of the column of the transposed copy in the second set is also automatically modified. A method of using two sets of registers for matrix processing by a processor includes storing a matrix of data into a first set of registers, the first set of registers having a first number of registers, each register comprising a first number of storage units, each storage unit storing an element of the matrix, and transposing the matrix of data into a second set of registers, the second set of registers having a second number of registers, each register comprising a second number of storage units.Type: GrantFiled: July 26, 1999Date of Patent: September 23, 2003Assignee: Intel CorporationInventor: George K. Chen
-
Patent number: 6622233Abstract: A computer system comprising a first block which includes multiple processing subsystem, a second block which includes multiple processing subsystem, a third block which includes multiple processing subsystem , a fourth block which includes multiple processing subsystem, a first communication and processing subsystem that interconnects subsystem of the first and second blocks, a second communication and processing subsystem that interconnects subsystem of the third and fourth blocks, a third communication and processing subsystem that interconnects subsystem of the first and fourth blocks; and a fourth communication and processing subsystem that interconnects subsystem of the second and third blocks, wherein respective subsystem include a respective processing elements and a respective communication and processing unit interconnecting the respective processing elements.Type: GrantFiled: March 30, 2000Date of Patent: September 16, 2003Assignee: Star Bridge Systems, Inc.Inventor: Kent L. Gilson
-
Patent number: 6606704Abstract: A parallel hardware-based multithreaded processor is described. The processor includes a general purpose processor that coordinates system functions and a plurality of microengines that support multiple hardware threads. The processor also includes a memory control system that has a first memory controller that sorts memory references based on whether the memory references are directed to an even bank or an odd bank of memory and a second memory controller that optimizes memory references based upon whether the memory references are read references or write references.Type: GrantFiled: August 31, 1999Date of Patent: August 12, 2003Assignee: Intel CorporationInventors: Matthew J. Adiletta, Gilbert Wolrich, William Wheeler
-
Patent number: 6606699Abstract: An apparatus for concurrently executing controller single instruction single data (SISD) instructions and single instruction multiple data (SIMD) processing element instructions comprising a combined controller and processing element. At least first and second simplex instructions each comprise a mode of operation bit, said mode of operation bit in the first simplex instruction specifying a controller SISD operation for execution by the controller, and the mode of operation bit in the second simplex instruction specifying a procesing element SIMD operation for execution by the processsing element. A very long instruction word (VLIW) contains said at least first and second simplex instructions.Type: GrantFiled: February 14, 2001Date of Patent: August 12, 2003Assignee: Bops, Inc.Inventors: Gerald G. Pechanek, Juan G. Revilla
-
Publication number: 20030135710Abstract: A reconfigurable processor architecture. A reconfigurable processor is an array of a multiplicity of various functional elements, between which the interconnections may be programmably configured. The inventive processor is implemented on a single substrate as a network of clusters of elements. Each cluster includes a crossbar switching node to which a plurality of elements is connected via ports. Additional ports on the crossbar switching node connect to the switching nodes of nearest neighbor clusters. The crossbar switching nodes allow pathways to be programmably set between any of the ports, and any pathway may be set to be either registered or unregistered. The use of clusters of processing elements allows complete freedom of local connectivity for effective configuration of many different processing functions. Wide area interconnection is more restricted, but, since it is less used, does not significantly restrict configurability.Type: ApplicationFiled: January 17, 2002Publication date: July 17, 2003Inventors: William D. Farwell, Kenneth E. Prager
-
Publication number: 20030115381Abstract: Many modern microprocessors support parallel processing operations, such as single instruction multiple data (SIMD) operations. The present invention presents a number of ways in which maximum advantage can be taken of these operations to provide an efficient way of processing multiple data channels.Type: ApplicationFiled: October 24, 2002Publication date: June 19, 2003Inventors: Alistair Neil Coles, Aled Justin Edwards, Eric Henri Ulysse Deliot
-
Patent number: 6581152Abstract: An indirect VLIW (iVLIW) architecture is described which contains a minimum of two instruction memories. The first instruction memory (SIM) contains short-instruction-words (SIWs) of a fixed length. The second instruction memory (VIM), contains very-long-instruction-words (VLIWs) which allow execution of multiple instructions in parallel. Each SIW may be fetched and executed as an independent instruction by one of the available execution units. A special class of SIW is used to reference the VIM indirectly to either execute or load a specified VLIW instruction (called an “XV” instruction for “eXecute VLIW”, or LV for “Load VLIW”). In these cases, the SIW instruction specifies how the location of the VLIW is to be accessed. Other aspects of this approach relate to the application of data memory addressing techniques for execution or loading of VLIWs that parallel the addressing modes used for data memory accesses.Type: GrantFiled: February 11, 2002Date of Patent: June 17, 2003Assignee: BOPS, Inc.Inventors: Edwin F. Barry, Gerald G. Pechanek
-
Patent number: 6567837Abstract: An object oriented processor array includes a library of functional objects which are instantiated by commands through a system object and which communicate via a high level language. The object oriented processor array may be embodied in hardware, software, or a combination of hardware and software. Each functional object may include a discrete hardware processor or may be embodied as a virtual processor within the operations of a single processor. According to one embodiment, the object oriented processor array is formed on a single chip or on a single processor chip and an associated memory chip. When several objects are instantiated on a single chip, pins may be assigned to each object via a high level command language. Methods and apparatus for allocating memory to instantiated objects are disclosed. Methods and apparatus for scheduling when several virtual processors are embodied within the operations of a single microprocessor are also disclosed.Type: GrantFiled: January 7, 1998Date of Patent: May 20, 2003Assignee: IQ SystemsInventor: Jeffrey I. Robinson
-
Patent number: 6560629Abstract: A multi-thread computer system comprising an array of thread units and associated sets of execution units. The thread units are designed to be interconnected in a one-dimensional array with other thread units of the array via respective multi-bit bi-directional communication paths for transferring threads and for relaying activity values between thread units. Each thread unit has a thread control unit. Each thread control unit has on its left side a first multi-bit input and a first multi-bit output, each connected to a first one of the bi-directional communication paths, and on its right side a second multi-bit input and a second multi-bit output, each connected to a second one of the bi-directional communication paths.Type: GrantFiled: October 30, 1998Date of Patent: May 6, 2003Assignee: Sun Microsystems, Inc.Inventor: Jeremy G Harris
-
Patent number: 6557094Abstract: A hierarchical instruction set architecture (ISA) provides pluggable instruction set capability and support of array processors. The term pluggable is from the programmer's viewpoint and relates to groups of instructions that can easily be added to a processor architecture for code density and performance enhancements. One specific aspect addressed herein is the unique compacted instruction set which allows the programmer the ability to dynamically create a set of compacted instructions on a task by task basis for the primary purpose of improving control and parallel code density. These compacted instructions are parallelizable in that they are not specifically restricted to control code application but can be executed in the processing elements (PEs) in an array processor. The ManArray family of processors is designed for this dynamic compacted instruction set capability and also supports a scalable array of from one to N PEs.Type: GrantFiled: September 28, 2001Date of Patent: April 29, 2003Assignee: Bops, Inc.Inventors: Gerald G. Pechanek, Edwin F. Barry, Juan Guillermo Revilla, Larry D. Larsen
-
Patent number: 6526461Abstract: A method and apparatus for interconnecting multiple programmable logic devices. In a preferred embodiment of the invention, an interconnect chip couples one programmable logic device to another programmable logic device. The interface between devices takes place within the interconnect chip, which can be configured using available routing software, thereby sparing the user the task of routing the connections between devices on the board.Type: GrantFiled: July 17, 1997Date of Patent: February 25, 2003Assignee: Altera CorporationInventor: Richard G Cliff
-
Patent number: 6523101Abstract: In order to appropriately assign a plurality of programs to a plurality of storage devices, a header file and a source file are compiled by a compiling processing section so as to create an object file. The object file and a library file are linked by a link processing section in order to create an execution-format file. A plurality of execution-format files are linked by a complex execution-format file creation section in order to create a complex execution-format file on the basis of ROM information.Type: GrantFiled: February 22, 2000Date of Patent: February 18, 2003Assignee: Sony CorporationInventor: Junichi Nakata
-
Publication number: 20030028750Abstract: Aspects of a method and system for digital signal processing within an adaptive computing engine are described. These aspects include a mini-matrix, the mini-matrix comprising a set of composite blocks, each composite block capable of executing a predetermined set of instructions. A sequencer is included for controlling the set of composite blocks and directing instructions among the set of composite blocks based on a data-flow graph. Further, a data network is included and transmits data to and from the set of composite blocks and to the sequencer, while a status network routes status word data resulting from instruction execution in the set of composite blocks. With the present invention, an effective combination of hardware resources is provided in a manner that provides multi-bit digital signal processing capabilities for an embedded system environment, particularly in an implementation of an adaptive computing engine.Type: ApplicationFiled: July 25, 2001Publication date: February 6, 2003Inventor: Eugene B. Hogenauer
-
Publication number: 20020198911Abstract: This invention discloses a group of instructions, block4 and block4v, in a matrix processor 16 that rearranges data between vector and matrix forms of an A×B matrix of data 120 where the data matrix includes one or more 4×4 sub-matrices of data 160-166. The instructions of this invention simultaneously swaps row or columns between the first 140, second 142, third 144, and fourth 146 matrix registers according to the instructions that perform predefined matrix tensor operations on the data matrix that includes one of the following group of operations: swapping rows between the different individual matrix registers, or swapping columns between the different individual matrix registers. Additionally, successive iterations or combinations of the block4 and or block4v instructions perform standard tensor matrix operations from the following group of matrix operations: transpose, shuffle, and deal.Type: ApplicationFiled: June 6, 2002Publication date: December 26, 2002Inventors: James S. Blomgren, Timothy A. Olson, Christophe Harle
-
Patent number: 6484065Abstract: An efficient DSP or MPU is combined with efficient DRAM on a single IC die. To optimize the embedded memory, the chip includes wide-band connections to DRAM. Row and column addresses of DRAM can be applied at the same time using wide address busses. Additional metal lines lower the resistance of the word line in the DRAM circuits. For certain process steps, the processor block is masked off and the process steps unique to the fabrication of memory are performed on the memory block, and vice-versa. Process steps which are common to the processor and memory blocks can be performed simultaneously on the processor and memory blocks without masking off either block. Certain process steps can be employed in the fabrication of the one of the two processor and memory blocks in addition to or in lieu of processes normally used in the fabrication of that block. An electronic component (e.g.Type: GrantFiled: October 5, 1998Date of Patent: November 19, 2002Assignee: Kawasaki Microelectronics, Inc.Inventors: Peter K. Yu, Michael D. Rostoker
-
Publication number: 20020169941Abstract: A system and method is presented for simultaneous processing of information by providing a matrix having numerous cells, each of which has at least one processor and pages having a combination of format counters, data pointers and process counters. The cells may be connected to an area of random access memory, which is addressable, with the connection being dynamically re-allocable to other areas of random access memory. Instructions and registers are located in random access memory areas. The cells can process information addressable over one or more networks, including without limitation the Internet, executing instructions pointed to by at least one process counter.Type: ApplicationFiled: May 10, 2001Publication date: November 14, 2002Inventor: Mary Susan Huhn Eustis
-
Patent number: 6467009Abstract: The configurable processor system includes a processor, an internal system bus, and a programmable logic all interconnected via the internal system bus, on a single integrated circuit.Type: GrantFiled: October 14, 1998Date of Patent: October 15, 2002Assignee: Triscend CorporationInventors: Steven Paul Winegarden, Bart Reynolds, Brian Fox, Jean-Didier Allegrucci, Sridhar Krishnamurthy, Danesh Tavana, Arye Ziklik, Andreas Papaliolios, Stanley S. Yang, Fung Fung Lee
-
Patent number: 6460127Abstract: An associative signal processing apparatus for processing a plurality of samples of an incoming signal in parallel, the apparatus comprising: (a) an array, of processors, each processor including a multiplicity of associative memory cells, the memory cells being operative to perform: (i) compare operations, in parallel, on the plurality of samples of the incoming signal; and (ii) write operations, in parallel, on the plurality of samples of the incoming signal; and (b) an I/O buffer register including a multiplicity of associative memory cells, the register being operative to: (i) input the plurality of samples of the incoming signal to the array of processors in parallel by having the I/O buffer register memory cells perform at least one associative compare operation and the array memory cells perform at least one associative write operation; and (ii) receive, in parallel, a plurality of processed samples from the array of processors by having the array memory cells perform at least one associative compare oType: GrantFiled: October 26, 1998Date of Patent: October 1, 2002Assignee: Neomagic Israel Ltd.Inventor: Avidan Akerib
-
Patent number: 6457073Abstract: A variety of advantageous mechanisms for improved data transfer control within a data processing system are described. A DMA controller is described which is implemented as a multiprocessing transfer engine supporting multiple transfer controllers which may work independently or in cooperation to carry out data transfers, with each transfer controller acting as an autonomous processor, fetching and dispatching DMA instructions to multiple execution units. In particular, mechanisms for initiating and controlling the sequence of data transfers are provided, as are processes for autonomously fetching DMA instructions which are decoded sequentially but executed in parallel.Type: GrantFiled: June 29, 2001Date of Patent: September 24, 2002Assignee: Bops, Inc.Inventors: Edwin Frank Barry, Edward A. Wolff
-
Publication number: 20020133687Abstract: An 8051-based style microcontroller system which is capable of using multiple data pointers while remaining compatible with 8-bit 8051 instruction-set compatible microcontrollers. A hardware feature for selecting one of two active data pointers is incorporated into the design. The design includes circuitry for incrementing/decrementing the active data pointer. Furthermore, there is included circuitry for enabling automatic incrementing/decrementing of the active data pointer.Type: ApplicationFiled: August 7, 2001Publication date: September 19, 2002Inventors: Wendell L. Little, Edward Tang Kwai Ma, Frank V. Taylor, Ann Little
-
Patent number: 6449664Abstract: A two-dimensional direct memory access system that maximizes processing resources in image processing systems. The present invention includes a two-dimensional direct memory access machine. Also, it employs a ping-pong style memory buffer to assist in the transfer and management of data. In certain applications of the invention, the type of data used by the invention is image data. The two-dimensional direct memory access machine transfers a specific cross sectional area of the image data to a processor. The efficient method of providing the processor only with the specific cross sectional area of the image data that is to be processed at a given time provides decreased processing time and a better utilization of processing resources within the two-dimensional direct memory access system.Type: GrantFiled: November 16, 1998Date of Patent: September 10, 2002Assignee: ViewAhead Technology, Inc.Inventors: Hooman Honary, Anatoly Moskalev
-
Publication number: 20020117738Abstract: A solid-state quantum computing qubit includes a multi-terminal junction coupled to a superconducting loop where the superconducting loop introduces a phase shift to the superconducting order parameter. The ground state of the supercurrent in the superconducting loop and multi-terminal junction is doubly degenerate, with two supercurrent ground states having distinct magnetic moments. These quantum states of the supercurrents in the superconducting loop create qubits for quantum computing. The quantum states can be initialized by applying transport currents to the external leads. Arbitrary single qubit operations may be performed by varying the transport current and/or an externally applied magnetic field. Read-out may be performed using direct measurement of the magnetic moment of the qubit state, or alternatively, radio-frequency single electron transistor electrometers can be used as read-out devices when determining a result of the quantum computing.Type: ApplicationFiled: April 20, 2001Publication date: August 29, 2002Inventors: Mohammad H.S. Amin, Timothy Duty, Alexander Omelyanchouk, Geordie Rose, Alexandre Zagoskin, Alexandre Blais
-
Publication number: 20020116584Abstract: A method and apparatus are described for protecting cache lines allocated to a cache by a run-ahead prefetcher from premature eviction, preventing thrashing. The invention also prevents premature eviction of cache lines still in use, such as lines allocated by the run-ahead prefetcher but not yet referenced by normal execution. A protection bit indicates whether its associated cache line has protected status in the cache or whether it may be evicted.Type: ApplicationFiled: December 20, 2000Publication date: August 22, 2002Applicant: Intel CorporationInventor: Christopher B. Wilkerson
-
Publication number: 20020099923Abstract: A near-orthogonal dual-MAC instruction set is provided which implements virtually the entire functionality of the orthogonal instruction set of 272 commands using only 65 commands. The reduced instruction set is achieved by eliminating instructions based on symmetry with respect to the result of the commands and by imposing simple restrictions related to items such as the order of data presentation by the programmer. Specific selections of commands are also determined by the double word aligned memory architecture which is associated with the dual-MAC architecture. The reduced instruction set architecture preserves the functionality and inherent parallelism of the command set and requires fewer command bits to implement than the full orthogonal set.Type: ApplicationFiled: August 12, 1998Publication date: July 25, 2002Inventors: MAZHAR M. ALIDINA, SIRVAND SIMANAPALLI, LARRY R. TATE, MARK E. THIERBACH
-
Publication number: 20020095617Abstract: A data processing system containing a monolithic network of cells with sufficient redundancy provided through direct logical replacement of defective cells by spare cells to allow a large monolithic array of cells without uncorrectable defects to be organized, where the cells have a variety of useful properties. The data processing system according to the present invention overcomes the chip-size limit and off-chip connection bottlenecks of chip-based architectures, the von Neumann bottleneck of uniprocessor architectures, the memory and I/O bottlenecks of parallel processing architectures, and the input bandwidth bottleneck of high-resolution displays, and supports integration of up to an entire massively parallel data processing system into a single monolithic entity.Type: ApplicationFiled: November 30, 2001Publication date: July 18, 2002Inventor: Richard S. Norman
-
Publication number: 20020091909Abstract: In accordance with a parallel matrix processing method adopted in a shared-memory scalar computer, a matrix to be subjected to LU factorization is divided into a block D of the diagonal portion and blocks beneath the D diagonal block such as L1, L2 and L3. Then, D+L1, D+L2 and D+L3 are assigned to 3 processors respectively for processing them in parallel. Next, a block U is updated by adopting an LU-factorization method and C1 to C3 are updated with L1 to L3 and U. By carrying out this processing on the inner side gradually decreasing in size as blocks, finally, a portion corresponding to the D diagonal block remains to be processed. By applying the LU factorization to this D portion, the LU factorization for the entire matrix can be completed.Type: ApplicationFiled: March 20, 2001Publication date: July 11, 2002Inventor: Makoto Nakanishi
-
Publication number: 20020091957Abstract: A multiprocessor array with a first shadow register unit (3) which operates within a first clock domain, at least one second shadow register unit (11) which operates within a second clock domain, and a peripheral unit (17) which operates within a peripheral clock domain. Within all clock domains there are provided register units (3, 11, 20) which have a construction that is functionally identical.Type: ApplicationFiled: September 27, 2001Publication date: July 11, 2002Inventors: Axel Hertwig, Rainer Mehling, Stephan Koch
-
Patent number: 6414368Abstract: A microcomputer comprises an integrated circuit device with processor and memory and communication links arranged to provide non-shared connections to similar links of other microcomputers. The communication links include message synchronisation and permit creation of networks of microcomputers with rapid communication between concurrent processes on the same or different microcomputers.Type: GrantFiled: March 3, 1998Date of Patent: July 2, 2002Assignee: STMicroelectronics LimitedInventors: Michael David May, Jonathan Edwards, David L. Waller
-
Patent number: 6415286Abstract: A computer system splits a data space to partition data between processors or processes. The data space may be split into sub-regions which need not be orthogonal to the axes defined the data space's parameters, using a decision tree. The decision tree can have neural networks in each of its non-terminal nodes that are trained on, and are used to partition, training data. Each terminal, or leaf, node can have a hidden layer neural network trained on the training data that reaches the terminal node. The training of the non-terminal nodes' neural networks can be performed on one processor and the training of the leaf nodes' neural networks can be run on separate processors. Different target values can be used for the training of the networks of different non-terminal nodes. The non-terminal node networks may be hidden layer neural networks.Type: GrantFiled: March 29, 1999Date of Patent: July 2, 2002Assignee: Torrent Systems, Inc.Inventors: Anthony Passera, John R. Thorp, Michael J. Beckerle, Edward S. Zyszkowski
-
Patent number: 6405299Abstract: An internal bus system for DFPs and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity. The bus system can transmit data between a plurality of function blocks, where multiple data packets can be on the bus at the same time. The bus system automatically recognizes the correct connection for various types of data or data transmitters and sets it up.Type: GrantFiled: August 28, 1998Date of Patent: June 11, 2002Assignee: PACT GmbHInventors: Martin Vorbach, Robert Münch
-
Patent number: 6405301Abstract: A data-processing arrangement for a plurality of parallel data processors is disclosed. An operation carried out by at least one of the parallel processors is defined by an instruction word or code. The data-processing arrangement includes a control processor that makes compositions of instruction words using instruction-word composing software. A composition (VLIW) of instruction words defines operations which are to be carried out in parallel. The compositions are then provided to each parallel data processor as required. Storage of instruction-word composing software generally requires less memory space than storage of independent VLIW-s for each parallel data processor. The cost-saving this provides generally outweighs any additional costs associated with providing the control processor. Thus, the data-processing arrangement yields better cost and memory efficiency.Type: GrantFiled: June 15, 1999Date of Patent: June 11, 2002Assignee: U.S. Philips CorporationInventor: Marc Duranton
-
Patent number: 6393504Abstract: A memory device which utilizes a plurality of memory modules coupled in parallel to a master I/O module through a bus. Each memory module has independent address and command decoders to enable independent operation. Thus each memory module is activated by commands on the bus only when a memory access operation is performed within the particular memory module. Each memory module has a programmable identification register which stores a communication address of the module. The communication address for each module can be changed during operation of the memory device by a command from the bus. The memory device includes redundant memory modules to replace defective memory modules. Replacement can be carried out through commands on the bus.Type: GrantFiled: January 28, 2000Date of Patent: May 21, 2002Assignee: Monolithic System Technology, Inc.Inventors: Wingyu Leung, Winston Lee, Fu-Chieh Hsu
-
Publication number: 20020042870Abstract: A system and method for implementing a redundant data storage architecture. In accordance with one aspect of the claimed invention, the system includes a multiprocessor system comprising a plurality of processor modules, and a non-volatile storage memory configuration (NVS). The plurality of processor modules include a software management processor that is coupled to the NVS. The multiprocessor system also comprises a means for uploading and downloading system software and data between the processor modules and the NVS, whereby only the software management processor has read or write access to the NVS. In accordance with another aspect of the claimed invention, the method for implementing a redundant data storage architecture includes managing system software in a multiprocessor system having a plurality of processor modules and a plurality of non-volatile storage devices.Type: ApplicationFiled: August 3, 2001Publication date: April 11, 2002Inventors: Claude Rocray, Giovanni Chiazzese
-
Patent number: 6370634Abstract: A computing system for effecting scientific and technical calculations comprises at least a group of processor modules (1-1 . . . 1-N), a switch (2), an auxiliary switch (3), a group of associative memory modules (4-1 . . . 4-N), a buffering block (5). The computing system provides information processing without any inter-processor exchange, hence, decreasing the time for program processing.Type: GrantFiled: June 18, 1998Date of Patent: April 9, 2002Inventors: Vsevolod Sergeevich Burtsev, Igor K. Khailov, Eduard V. Sizko, Vladimir K. Erschov, Lev A. Koslov, Vladimir P. Torchigan, Vjacheslav B. Flodorov, Julia N. Nikolskaja, Mikhail Vladimirovich Tverdokhlebov, Mikhail Jurievich Nikitin, Dmitry Borisovich Podshivalov, Alexandr Mikhailovich Berezko
-
Patent number: 6349391Abstract: A redundant clock system for use in a computer is provided including a first oscillator which produces first reference clock signals; a second oscillator which produces second reference clock signals; a third oscillator which produces third reference clock signals; a first multiplexer which receives the first, second and third reference clock signals from the first, second and third oscillators and which provides a designated one of the received reference clock signals as a selected reference clock signal; a second multiplexer which receives the first, second and third reference clock signals from the first, second and third oscillators and which provides a designated one of the received reference clock signals as a selected reference clock signal; a third multiplexer which receives the first, second and third reference clock signals from the first, second and third oscillators and which provides a designated one of the received reference clock signals as a selected reference clock signal; a first phase-lockeType: GrantFiled: October 27, 1999Date of Patent: February 19, 2002Assignee: Resilience CorporationInventors: James L. Petivan, Jonathan K. Lundell, Don C. Lundell
-
Publication number: 20020016901Abstract: A module connection assembly connects modules in a torus configuration that can be changed remotely. In particular, a single module can be added to or deleted from the configuration by remotely switching from conducting paths that provide end-around electrical paths to conducting paths that provide pass-through electrical paths. The assembly includes two backplanes, a first set of module connectors for electrically connecting modules to one of the backplanes, and a second set of module connectors for electrically connecting modules to the other backplane. The assembly further includes configuration controllers. Each configuration controller selects between end-around electrical paths that electrically connect multiple module connectors of the first set to each other, and pass-through electrical paths that electrically connect module connectors of the first set to module connectors of the second set.Type: ApplicationFiled: January 18, 2001Publication date: February 7, 2002Applicant: Avici Systems, Inc.Inventors: Philip P. Carvey, William J. Dally, Larry R. Dennison
-
Publication number: 20010056528Abstract: Centralized registers in which commands can be written are provided in correspondence with a plurality of control modules. Centralized registers for managing the pre-emption status of control modules and their tree-configuration hierarchical relations are also provided in correspondence with a plurality of control modules. Control modules to which a command should be transmitted are specified by looking up the registers that manage the pre-emption status and the tree-configuration hierarchical relations. When control modules have been specified, the latched command is written to the registers in which commands can be written.Type: ApplicationFiled: June 6, 2001Publication date: December 27, 2001Inventor: Takuo Takano
-
Patent number: 6321322Abstract: A hierarchical instruction set architecture (ISA) provides pluggable instruction set capability and support of array processors. The term pluggable is from the programmer's viewpoint and relates to groups of instructions that can easily be added to a processor architecture for code density and performance enhancements. One specific aspect addressed herein is the unique compacted instruction set which allows the programmer the ability to dynamically create a set of compacted instructions on a task by task basis for the primary purpose of improving control and parallel code density. These compacted instructions are parallelizable in that they are not specifically restricted to control code application but can be executed in the processing elements (PEs) in an array processor. The ManArray family of processors is designed for this dynamic compacted instruction set capability and also supports a scalable array of from one to N PEs.Type: GrantFiled: April 5, 2000Date of Patent: November 20, 2001Assignee: BOPS, Inc.Inventors: Gerald G. Pechanek, Edwin F. Barry, Juan Guillermo Revilla, Larry D. Larsen
-
Patent number: 6317819Abstract: A digital data processor integrated circuit (1) includes a plurality of functionally identical first processor elements (6A) and a second processor element (5). The first processor elements are bidirectionally coupled to a first cache (12) via a crossbar switch matrix (8). The second processor element is coupled to a second cache (11). Each of the first cache and the second cache contain a two-way, set-associative cache memory that uses a least-recently-used (LRU) replacement algorithm and that operates with a use-as-fill mode to minimize a number of wait states said processor elements need experience before continuing execution after a cache-miss. An operation of each of the first processor elements and an operation of the second processor element are locked together during an execution of a single instruction read from the second cache.Type: GrantFiled: February 24, 1999Date of Patent: November 13, 2001Inventor: Steven G. Morton
-
Patent number: 6311311Abstract: A method for verifying all intermediate results of a set of architected registers at the end of an instruction stream, even if the final values do not depend on the values of all intermediate results, using a single MISR (Multiple Input Shift Register) to generate a signature of all updates to multiple architected registers. Single instructions update multiple registers across multiple machine cycles, and an accumulation register allows order independence of partial results. A register update consists of the data to be written, an address identifying which register is to be updated, and controls to identify if this is the last register update that will be done by the current instruction. For each cycle, logic evaluates the update controls to select what will be gated into the accumulation register and also sets MISR control latches to tell how to update the MISR the next cycle. The latched MISR controls select whether the MISR will clear, hold, or evaluate.Type: GrantFiled: August 19, 1999Date of Patent: October 30, 2001Assignee: International Business Machines CorporationInventors: Scott B. Swaney, William V. Huott, Bruce Wile
-
Patent number: 6308279Abstract: A method and apparatus for power mode transition in a multi-thread processor. A first indication is issued, including a first identifier associated with a first logical processor in a processor, that the first logical processor has entered a power mode. A second indication is issued, including a second identifier associated with a second logical processor in the processor, that the second logical processor has entered the power mode. The indications may be, for example, stop grant acknowledge special bus cycles indicating that the logical processors have entered a stop grant mode. The processor may be transitioned to a sleep mode when both the first and second indications have been issued.Type: GrantFiled: May 22, 1998Date of Patent: October 23, 2001Assignee: Intel CorporationInventors: Bret L. Toll, Alan B. Kyker, Stephen H. Gunther
-
Patent number: 6308251Abstract: A parallel processor apparatus capable of reducing the power consumption when converting serial data to parallel data and, at the same time, capable of improving an operating speed, wherein a data input register for converting serial data to parallel data is divided and data inputting means of a plurality of blocks are constituted and wherein detection circuits for detecting the time of input and the time of output of the pointer data in the data inputting means are provided and switch circuits for connecting the related data inputting means and a serial data input line only for a period from the time of input to the time of output of the pointer data detected by the detection circuit are provided.Type: GrantFiled: March 8, 1999Date of Patent: October 23, 2001Assignee: Sony CorporationInventor: Akihiko Hashiguchi