Partitioning Patents (Class 712/13)
-
Patent number: 8046563Abstract: An integrated circuit includes a plurality of processor core. Processing instructions in the integrated circuit includes: managing a plurality of sets of processor cores, each set including one or more processor cores assigned to a function associated with executing instructions; and reconfiguring the number of processor cores assigned to at least one of the sets during execution based on characteristics associated with executing the instructions.Type: GrantFiled: May 28, 2008Date of Patent: October 25, 2011Assignee: Massachusetts Institute of TechnologyInventors: Anant Agarwal, David Wentzlaff
-
Patent number: 8020168Abstract: A NOC for dynamic virtual software pipelining including IP blocks, routers, memory communications controllers, and network interface controllers, each IP block adapted to a router through a memory communications controller and a network interface controller, the NOC also including: a computer software application segmented into stages, each stage comprising a flexibly configurable module of computer program instructions identified by a stage ID, each stage assigned to a thread of execution on an IP block; and each stage executing on a thread of execution on an IP block, including a first stage executing on an IP block, producing output data and sending by the first stage the produced output data to a second stage, the output data including control information for the next stage and payload data; and the second stage consuming the produced output data in dependence upon the control information.Type: GrantFiled: May 9, 2008Date of Patent: September 13, 2011Assignee: International Business Machines CorporationInventors: Russell D. Hoover, Eric O. Mejdrich, Paul E. Schardt, Robert A. Shearer
-
Patent number: 8001308Abstract: A method and system for handling a management interrupt, such as a system management interrupt (SMI) and/or a platform management interrupt (PMI), includes sequestering two or more processor cores from a plurality of processor cores to form a group of sequestered processor cores for handling the management interrupt. Generated management interrupts are directed to the group of sequestered processor cores and not to non-sequestered processor cores. At least one of the sequestered processor cores handles the management interrupt without disrupting the current operation of the non-sequestered processor cores.Type: GrantFiled: September 17, 2010Date of Patent: August 16, 2011Assignee: Intel CorporationInventors: Vincent J. Zimmer, Michael A. Rothman
-
Patent number: 7975134Abstract: A macroscalar processor architecture is described herein. In one embodiment, an exemplary processor includes one or more execution units to execute instructions and one or more iteration units coupled to the execution units. The one or more iteration units receive one or more primary instructions of a program loop that comprise a machine executable program. For each of the primary instructions received, at least one of the iteration units generates multiple secondary instructions that correspond to multiple loop iterations of the task of the respective primary instruction when executed by the one or more execution units. Other methods and apparatuses are also described.Type: GrantFiled: May 26, 2010Date of Patent: July 5, 2011Assignee: Apple Inc.Inventor: Jeffry E. Gonion
-
Patent number: 7940755Abstract: An architecture for a specialized electronic computer for high-speed data lookup employs a set of tiles each with independent processors and lookup memory portions. The tiles may be programmed to interconnect to form different memory topologies optimized for the particular task.Type: GrantFiled: March 19, 2009Date of Patent: May 10, 2011Assignee: Wisconsin Alumni Research FoundationInventors: Cristian Estan, Karthikeyan Sankaralingam
-
Patent number: 7941804Abstract: In one embodiment, a system comprises a plurality of partitions that provide isolated operating environments for execution of software processes, wherein the plurality of partitions are arranged in a tiered manner with different partition types at different tiers, a data structure for representing the plurality of partitions, wherein the data structure comprises multiple nodes corresponding to the plurality of partitions and links between the nodes representing how the plurality of partitions are arranged in the tiers, and an arbiter software module for allocating resources between the plurality of partitions, wherein the arbiter software module receives requests to allocate resources to the plurality of partitions and traverses the data structure to determine which requests to satisfy.Type: GrantFiled: October 31, 2005Date of Patent: May 10, 2011Assignee: Hewlett-Packard Development Company, L.P.Inventors: Daniel E. Herington, Clifford A. McCarthy
-
Patent number: 7934075Abstract: A computer array (10) has a plurality of computers (12). The computers (12) communicate with each other asynchronously and operate in a generally asynchronous manner internally. When one computer (12) attempts to communicate with another it goes to sleep until the other computer (12) is ready to complete the transaction, thereby saving power and reducing heat production. The instructions executed by the computers (12) can include a micro-loop (100) which is capable of performing a series of operations repeatedly. In one application, the sleeping computer (12) is awakened by an input such that it commences an action that would otherwise required an interrupt of an otherwise active computer. For example, one computer (12f) can be used to monitor an input/output port of the computer array (10).Type: GrantFiled: May 26, 2006Date of Patent: April 26, 2011Assignee: VNS Portfolio LLCInventors: Charles H. Moore, Jeffrey Arthur Fox, John W. Rible
-
Patent number: 7921188Abstract: A computer system is described having a plurality of resources which includes a plurality of processors, a distributed point-to-point transmission infrastructure for interconnecting the plurality of processors, and a partitioning processor for configuring the plurality of resources into at least one partition. Each partition comprises a subset of the plurality of resources. The partitioning processor is operable to configure the resources by enabling at least one link between at least one of the plurality of processors and at least one other one of the plurality of processors according to a previously specified partitioning schema. The link(s) so enabled corresponds to a portion of the point-to-point transmission infrastructure.Type: GrantFiled: August 16, 2001Date of Patent: April 5, 2011Assignee: Newisys, Inc.Inventors: Richard R. Oehler, William G. Kulpa
-
Patent number: 7908422Abstract: A system and method for single hop, processor-to-processor communication in a multiprocessing system over a plurality of crossbars are disclosed. Briefly described, one embodiment is a multiprocessing system comprising a plurality of processors having a plurality of high-bandwidth point-to-point links; a plurality of processor clusters, each processor cluster having a predefined number of the processors residing therein; and a plurality of crossbars, one of the crossbars coupling each of the processors of one of the plurality of processor clusters to each of the processors of another of the plurality of processor clusters, such that all processors are coupled to each of the other processors, and such that the number of crossbars is equal to [X*(X?1)/2], wherein X equals the number of processor clusters.Type: GrantFiled: June 10, 2009Date of Patent: March 15, 2011Assignee: Hewlett-Packard Development Company, L.P.Inventors: Gary B. Gostin, Mark E. Shaw
-
Patent number: 7870395Abstract: In an array of groups of cryptographic processors, the processors in each group operate together but are securely connected through an external shared memory. The processors in each group include cryptographic engines capable of operating in a pipelined fashion. Instructions in the form of request blocks are supplied to the array in a balanced fashion to assure that the processors are occupied processing instructions.Type: GrantFiled: October 20, 2006Date of Patent: January 11, 2011Assignee: International Business Machines CorporationInventors: Thomas J. Dewkett, Camil Fayad, John K. Li, Siegfried K. H. Sutter, Phil C. Yeh
-
Publication number: 20100325454Abstract: A server includes a plurality of processors, at least some of the processors being partitioned into virtual partitions using a virtual partition hypervisor. At least one of the virtual partitions executes a virtual machine hypervisor to implement a plurality of virtual machines within said at least one of said virtual partitions. The server also executes a workload manager application configured to dynamically reallocate the processors among the virtual partitions.Type: ApplicationFiled: August 13, 2009Publication date: December 23, 2010Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.Inventor: Mohan Parthasarathy
-
Publication number: 20100268911Abstract: A method and apparatus for dynamic partial reconfiguration on an array of processors. The method includes the steps of verifying if a processor is ready for dynamic partial reconfiguration to begin, deciding the degree of dynamic partial reconfiguration, including the number and identity of all processors to be modified, executing native machine code in the port of a processing device, and modifying a segment of the internal memory of said single processing device. Additional embodiments allow modification of multiple processors in the array, including the modification of all processors on a die or system.Type: ApplicationFiled: April 16, 2009Publication date: October 21, 2010Applicant: VNS PORTFOLIO LLCInventor: Gibson D. Elliot
-
Patent number: 7802042Abstract: A method and system for handling a management interrupt, such as a system management interrupt (SMI) and/or a platform management interrupt (PMI), includes sequestering two or more processor cores from a plurality of processor cores to form a group of sequestered processor cores for handling the management interrupt. Generated management interrupts are directed to the group of sequestered processor cores and not to non-sequestered processor cores. At least one of the sequestered processor cores handles the management interrupt without disrupting the current operation of the non-sequestered processor cores.Type: GrantFiled: December 28, 2007Date of Patent: September 21, 2010Assignee: Intel CorporationInventors: Vincent J. Zimmer, Michael A. Rothman
-
Patent number: 7802081Abstract: Apparatus, systems, methods, and articles may operate to store one or more parameters associated with a pseudo-device in a device configuration table associated with a first partition within a multi-partition computing platform. An inter-partition bridge (IPB) may be exposed to an operating system executing within the first partition. The IPB may be adapted to couple the first partition to a second partition sequestered from the first partition. The IPB may be configured by the parameter(s) associated with the pseudo-device. Other embodiments may be described and claimed.Type: GrantFiled: September 30, 2005Date of Patent: September 21, 2010Assignee: Intel CorporationInventors: Thomas Schultz, Saul Lewites
-
Patent number: 7788465Abstract: A processing system according to the invention comprises a plurality of processing elements (PE1, . . . , PE7). The processing elements comprise a controller and computation means. The plurality of processing elements is dynamically reconfigurable as mutually independently operating task units (TU1, TU2, TU3), which task units comprise one processing element (PE7) or a cluster of two or more processing elements (PE3, PE4, PE5, PE6). The processing elements within a cluster are arranged to execute instructions under a common thread of program control. In this way the processing system is capable of using the same sub-set of data-path elements to exploit instruction level parallelism or task level parallelism or a combination thereof, dependent on the application.Type: GrantFiled: December 4, 2003Date of Patent: August 31, 2010Assignee: Silicon Hive B.V.Inventors: Orlando Miguel Pires Dos Reis Moreira, Alexander Augusteijn, Bernardo De Oliveira Kastrup Pereira, Wim Feike Dominicus Yedema, Paul Ferenc Hoogendijk, Willem Charles Mallon
-
Patent number: 7779276Abstract: Systems and methods are provided for managing power in a processing system. In one embodiment, a target system having a plurality of electronic devices is operated within a net power limit. A local controller detects power consumption for each device, and communicates the power consumption to a power management module. The power management module dynamically apportions the net power limit among the devices, and communicates the apportioned power limit for each device back to the associated local controller. Each local controller enforces the apportioned power limit to an associated device on behalf of the power management module.Type: GrantFiled: March 5, 2007Date of Patent: August 17, 2010Assignee: International Business Machines CorporationInventors: Joseph Edward Bolan, Keith Manders Campbell, Vijay Kumar, Malcolm Scott Ware
-
Patent number: 7774579Abstract: An integrated circuit comprises a plurality of tiles. Each tile comprises a processor, and a switch including switching circuitry to forward data received over data paths from other tiles to the processor and to switches of other tiles, and to forward data received from the processor to switches of other tiles. The tile is configured to control access to a resource of the tile based on access information associated with the resource.Type: GrantFiled: April 14, 2006Date of Patent: August 10, 2010Assignee: Tilera CorporationInventors: David Wentzlaff, Anant Agarwal
-
Patent number: 7774467Abstract: In accordance with one embodiment of the present invention, there are provided methods and mechanisms for determining an allocation of resources, including hardware resources in a computing environment. With these methods and mechanisms, it is possible for computing resource allocations to satisfy one or more operational considerations, such as for example without limitation: “reduce device heat dissipation”, “avoid single point of failure in switched network” and other allocation needs are contemplated.Type: GrantFiled: September 22, 2004Date of Patent: August 10, 2010Assignee: Oracle America Inc.Inventors: Jean-Christophe Martin, Junaid Saiyed, Yulin Xu
-
Patent number: 7734895Abstract: An integrated circuit includes a plurality of processor core. Processing instructions in the integrated circuit includes: managing a plurality of sets of processor cores, each set including one or more processor cores assigned to a function associated with executing instructions; and reconfiguring the number of processor cores assigned to at least one of the sets during execution based on characteristics associated with executing the instructions.Type: GrantFiled: April 28, 2006Date of Patent: June 8, 2010Assignee: Massachusetts Institute of TechnologyInventors: Anant Agarwal, David Wentzlaff
-
Publication number: 20100082938Abstract: This disclosure describes an apparatus, computer architecture, method, operating system, compiler, and application program products for MPEs as well as virtualization across physical boundaries that define physical partitions in a symmetric MCP. Among other things, the disclosure is applied to a generic microprocessor architecture with a set (e.g., one or more) of controlling/main processing elements (e.g., MPEs) and a set of groups of sub-processing elements (e.g., SPEs). The arrangement also enables MPEs to delegate functionality to one or more groups of SPEs such that those group(s) of SPEs may act as pseudo MPEs. Such delegation may occur across the physical boundaries. Regardless, the pseudo MPEs may utilize pseudo virtualized control threads to control the behavior of other groups of SPEs also across physical boundaries.Type: ApplicationFiled: September 30, 2008Publication date: April 1, 2010Applicant: International Business Machines CorporationInventors: Karl J. Duvalsaint, Harm P. Hofstee, Daeik Kim, Moon J. Kim
-
Patent number: 7676809Abstract: A system, apparatus and method of enhancing priority boosting of scheduled threads are provided. If, while being executed by a second CPU, a second thread determines that it has to wait for a lock on a shared resource held by a first thread that is scheduled to be executed by a first CPU, the second thread may boost the priority of the first thread by passing its priority to the first thread if its priority is higher than the first thread's priority. Further, to enhance the priority boost of the first thread, the second thread may reschedule the first thread to be processed by the second CPU. By having been rescheduled on the second CPU, the second thread may be dispatched for execution right thereafter.Type: GrantFiled: October 9, 2003Date of Patent: March 9, 2010Assignee: International Business Machines CorporationInventors: Basu Vaidyanathan, Larry Bert Brenner
-
Patent number: 7673011Abstract: Methods, apparatus, and products are disclosed for configuring compute nodes of a parallel computer in an operational group into a plurality of independent non-overlapping collective networks, the compute nodes in the operational group connected together for data communications through a global combining network, that include: partitioning the compute nodes in the operational group into a plurality of non-overlapping subgroups; designating one compute node from each of the non-overlapping subgroups as a master node; and assigning, to the compute nodes in each of the non-overlapping subgroups, class routing instructions that organize the compute nodes in that non-overlapping subgroup as a collective network such that the master node is a physical root.Type: GrantFiled: August 10, 2007Date of Patent: March 2, 2010Assignee: International Business Machines CorporationInventors: Charles J. Archer, Todd A. Inglett, Joseph D. Ratterman, Brian E. Smith
-
Patent number: 7669035Abstract: A processing system includes a communication bus. a controller, an Input/Output (“I/O”) block, and reconfigurable logic segments (e.g., reconfigurable units). Individually reconfigurable logic segments are part of a single chip. A communication bus is in electrical communication with the logic segments. A first logic segment communicates to a Second logic segment over the communication bus. Reconfiguration can partition a first logic segment into a second and a third logic segment where the smaller logic segments are in electrical communication with the communication bus. Resources are dynamically reallocated when reconfigurable units are either combined or partitioned. More specifically, both partitioning a logic segment and combining two or more logic segments can change the bus width allocated to a reconfigurable unit and the quantity of logic gates in the reconfigured unit. As a result of a reconfiguration, a logic segment's embedded resources can change.Type: GrantFiled: January 21, 2005Date of Patent: February 23, 2010Assignee: The Charles Stark Draper Laboratory, Inc.Inventors: Joshua Young, Dianne J. Turney
-
Patent number: 7634637Abstract: In a processor, a SIMD group (a group of threads for which instructions are issued in parallel using single instruction, multiple data instruction issue techniques) is logically divided into two or more “SIMD subsets,” each containing one or more of the threads in the SIMD group. Each SIMD subset is associated with a different instance of a variable state parameter. The processor determines which of the instructions to be executed for the SIMD group rely on the state variable and serializes execution of such instructions so that the instruction is executed separately for each SIMD subset. Instructions that do not rely on the state variable are advantageously not serialized.Type: GrantFiled: December 16, 2005Date of Patent: December 15, 2009Assignee: NVIDIA CorporationInventors: John Erik Lindholm, Stuart F. Oberman
-
Patent number: 7631165Abstract: An array processor includes processing elements (00, 01, 02, 03, 10, 11, 12, 13, 20, 21, 23, 30, 31, 32, 33) arranged in clusters (e.g., 44, 46, 48, 50) to form a rectangular array (40). Inter-cluster communication paths (88) are mutually exclusive. Due to the mutual exclusivity of the data paths, communications between the processing elements of each cluster may be combined in a single inter-cluster path, thus eliminating half the wiring required for the path. The length of the longest communication path is not directly determined by the overall dimension of the array, as in conventional torus arrays. Rather, the longest communications path is limited by the inter-cluster spacing. Transpose elements of an N×N torts may be combined in clusters and communicate with one another through intra-cluster communications paths. Transpose operation latency is eliminated in this approach. Each PE may have a single transmit port (35) and a single receive port (37).Type: GrantFiled: March 7, 2007Date of Patent: December 8, 2009Assignee: Altera Corp.Inventors: Gerald George Pechanek, Charles W. Kurak, Jr.
-
Publication number: 20090287906Abstract: Techniques are provided for allocating a plurality of resources on a chip to a plurality of partitions in a partitionable computer system. In one embodiment, a resource allocated to a first partition generates a physical address in an address space allocated to the first partition. A partition identification value identifies the first partition. The first partition identification value is stored in the first physical address to produce a partition-identifying address, which may be transmitted to a system fabric. In another embodiment, a transaction is received which includes a source terminus identifier identifying a source device which transmitted the transaction. It is determined, based on the source terminus identifier, whether the source device is allocated to the same partition as any of the plurality of resources. If the source device is so allocated, the transaction is transmitted to a resource that is allocated to the same partition as the source device.Type: ApplicationFiled: July 27, 2009Publication date: November 19, 2009Inventors: Russ Herrell, Gerald J. Kaufman, JR., John A. Morrison
-
Patent number: 7610481Abstract: A processing system with multiple processing units may support separate operating systems (OSs) in separate partitions. During an initialization process, a preboot manager in the processing system may copy software to a sequestered area of memory in the processing system. The preboot manager may also configure the processing system to hide the sequestered area of memory from a first partition of the processing system. Also, the preboot manager may use a first processing unit in the processing system to boot an OS on the first partition, and the preboot manager may transmit a boot trigger from the first processing unit to a second processing unit in the processing system. The boot trigger may cause the second processing unit to use the software in the sequestered area of memory to boot a second partition of the processing system. Other embodiments are described and claimed.Type: GrantFiled: April 19, 2006Date of Patent: October 27, 2009Assignee: Intel CorporationInventors: Lyle Cool, Saul Lewites
-
Patent number: 7606995Abstract: Techniques are provided for allocating a plurality of resources on a chip to a plurality of partitions in a partitionable computer system. In one embodiment, a resource allocated to a first partition generates a physical address in an address space allocated to the first partition. A partition identification value identifies the first partition. The first partition identification value is stored in the first physical address to produce a partition-identifying address, which may be transmitted to a system fabric. In another embodiment, a transaction is received which includes a source terminus identifier identifying a source device which transmitted the transaction. It is determined, based on the source terminus identifier, whether the source device is allocated to the same partition as any of the plurality of resources. If the source device is so allocated, the transaction is transmitted to a resource that is allocated to the same partition as the source device.Type: GrantFiled: July 23, 2004Date of Patent: October 20, 2009Assignee: Hewlett-Packard Development Company, L.P.Inventors: Russ Herrell, Gerald J. Kaufman, Jr., John A. Morrison
-
System and Method for Data Processing Using a Low-Cost Two-Tier Full-Graph Interconnect Architecture
Publication number: 20090198956Abstract: A system and method are provided for implementing a two-tier full-graph interconnect architecture. In order to implement a two-tier full-graph interconnect architecture, a plurality of processors are coupled to one another to create a plurality of supernodes. Then, the plurality of supernodes are coupled together to create the two-tier full-graph interconnect architecture. Data is then transmitted from one processor to another within the two-tier full-graph interconnect architecture based on an addressing scheme that specifies at least a supernode and a processor chip identifier associated with a target processor to which the data is to be transmitted.Type: ApplicationFiled: February 1, 2008Publication date: August 6, 2009Inventors: Lakshminarayana B. Arimilli, Ravi K. Arimilli, Ramakrishnan Rajamony, Edward J. Seminaro, William E. Speight -
Patent number: 7568063Abstract: A system and method for single hop, processor-to-processor communication in a multiprocessing system over a plurality of crossbars are disclosed. Briefly described, one embodiment is a multiprocessing system comprising a plurality of processors having a plurality of high-bandwidth point-to-point links; a plurality of processor clusters, each processor cluster having a predefined number of the processors residing therein; and a plurality of crossbars, one of the crossbars coupling each of the processors of one of the plurality of processor clusters to each of the processors of another of the plurality of processor clusters, such that all processors are coupled to each of the other processors, and such that the number of crossbars is equal to [X*(X?1)/2], wherein X equals the number of processor clusters.Type: GrantFiled: February 2, 2006Date of Patent: July 28, 2009Assignee: Hewlett-Packard Development Company, L.P.Inventors: Gary B. Gostin, Mark E. Shaw
-
Patent number: 7564976Abstract: A system and method are described for performing security operations on network data. According to an exemplary embodiment, a system for performing security operations on network data includes memory and a data coprocessor configured to transfer data into and out of the memory. A plurality of processors are coupled to the memory and to the data coprocessor. Each processor is configured to perform, in parallel to one another, security operations on a portion of the data. The system includes a plurality of security coprocessors coupled to the memory. Each security coprocessor is coupled to a respective one of the processors and configured to assist the respective processor in performing security operations on the portion of the data.Type: GrantFiled: March 2, 2004Date of Patent: July 21, 2009Assignee: International Business Machines CorporationInventors: Santosh P. Gaur, William Eric Hall
-
Patent number: 7523454Abstract: An apparatus and method for routing a transaction to a partitioned server. The invention comprises identifying a plurality of partitions (e.g., logical, resource, etc.) on the server, determining a configuration for each partition, and providing the configuration to a load balancer, wherein the load balancer routes the transaction to one of the partitions based at least in part on the configuration thereof. The invention may further comprise assigning a rank to each partition based at least in part on the configuration thereof, wherein the transaction is routed based on the respective rank. The configuration may be determined in response to an event, on a continuous basis, etc. In addition, the load balancer may also use other factors, in combination with the configuration, to route the transaction to the partition, such as a characteristic of the transaction.Type: GrantFiled: March 6, 2001Date of Patent: April 21, 2009Assignee: Hewlett-Packard Development Company, L.P.Inventors: Francisco J. Romero, Raja Daoud
-
Patent number: 7519800Abstract: A heterogeneous computer system has multiple interconnected cells, each cell has multiple primary processors of the same Instruction Set Architecture (ISA) type, but different cells may have processors of different ISA types. Each cell has a cell type register readable by a processor external to the cell. The cell type register of each cell is used at system startup time to ensure that all processors of a system partition have compatible ISA types.Type: GrantFiled: March 27, 2003Date of Patent: April 14, 2009Assignee: Hewlett-Packard Development Company, L.P.Inventor: Scott Lynn Michaelis
-
Patent number: 7493468Abstract: A method for broadcasting instructions/data to a plurality of processors in a multiprocessor device via aliasing is provided. In order to broadcast data to a plurality of processors, a control processor writes to the registers that store the identifiers of the processors and sets two or more of these registers to a same value. The control processor may write the desired data/instructions to be broadcast to a portion of memory corresponding to the starting address associated with the processor identifier of the two or more processors. When the two or more processors look for a starting address of their local store from which to read, the two or more processors will identify the same starting address, essentially aliasing the memory region. The two or more processors will read the instructions/data from the same aliased memory region starting at the identified starting address and process the same instructions/data.Type: GrantFiled: June 1, 2006Date of Patent: February 17, 2009Assignee: International Business Machines CorporationInventors: Adam P. Burns, Steven L. Roberts, Christopher J. Spandikow, Todd E. Swanson
-
Publication number: 20080320272Abstract: A partition priority controlling apparatus includes a partition ID identifying unit, a partition ID match detecting unit for detecting whether or not a partition to which one of a plurality of system board modules belongs matches partitions to which the other system board modules respectively belong for at least one combination of the system board modules, and an inter-crossbar-unit conflict partition detecting unit for detecting a combination of partitions, which make a conflict between two of a plurality of crossbar units, for at least one combination of the two crossbar units on the basis of the determination result of the partition ID identifying unit, and the detection result of the partition ID match detecting unit.Type: ApplicationFiled: August 28, 2008Publication date: December 25, 2008Applicant: FUJITSU LIMITEDInventors: Hiromi FUKUMURA, Satoshi NAKAGAWA
-
Publication number: 20080307195Abstract: The present invention provides a system and method for extracting elements from distributed arrays on a parallel processing system. The system includes a module that populates a result array with globally largest elements from the input, a module that generates a partition element, a module that counts the number of local elements greater than the partition and a module that determines the globally largest elements. The method for extracting elements from distributed arrays on a parallel processing system includes populating a result array with globally largest elements from the input, generating a partition element, counting the number of local elements greater than the partition and determining the globally largest elements.Type: ApplicationFiled: June 6, 2007Publication date: December 11, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Charles J. Archer, Michael A. Blocksome, Joseph D. Ratterman, Brian Smith
-
Patent number: 7451183Abstract: A system and method for automatically allocating computing resources in a partitioned server. The method includes determining that a partition of the partitioned server requires activation of a reserve processor, determining that another partition of the partitioned server has an active processor that may be deactivated, activating the reserve processor, and deactivating the active processor. An article of manufacture including a machine-readable medium having stored thereon instructions for automatically allocating computing resources in a partitioned server.Type: GrantFiled: March 21, 2003Date of Patent: November 11, 2008Assignee: Hewlett-Packard Development Company, L.P.Inventors: Francisco J. Romero, Isom Crawford
-
Publication number: 20080244222Abstract: The present disclosure provides a method for virtual processing. According to one exemplary embodiment, the method may include partitioning a plurality of cores of an integrated circuit (IC) into a plurality of virtual processors, the plurality of virtual processors having a framework dependent upon a programming application. The method may further include performing at least one task using the plurality of cores. Of course, additional embodiments, variations and modifications are possible without departing from this embodiment.Type: ApplicationFiled: March 30, 2007Publication date: October 2, 2008Applicant: INTEL CORPORATIONInventors: Alexander V. Supalov, Hans-Christian Hoppe, Linda J. Rankin
-
Patent number: 7428628Abstract: A single instruction multiple data processing device includes a plurality of processing elements. Each processing element includes an execute mask count register storing a plurality of bits. The writing updated data to registers in each processing element is enabled and disabled in dependence on the multi bit data stored in the execute mask count register.Type: GrantFiled: November 23, 2004Date of Patent: September 23, 2008Assignee: Imagination Technologies LimitedInventor: Simon Fenney
-
Publication number: 20080229058Abstract: A configurable microprocessor that handles low computing-intensive workloads by partitioning a single processor core into two smaller corelets. The process partitions resources of a single microprocessor core to form a plurality of corelets and assigns a set of the partitioned resources to each corelet. Each set of partitioned resources is dedicated to one corelet to allow each corelet to function independently of other corelets in the plurality of corelets. The process also combines a plurality of corelets into a single microprocessor core by combining corelet resources to form a single microprocessor core. The combined resources feed the single microprocessor core.Type: ApplicationFiled: March 13, 2007Publication date: September 18, 2008Inventors: Hung Qui Le, Dung Quoc Nguyen, Balaram Sinharoy
-
Publication number: 20080189394Abstract: A system and/or method for relaying messages in a network (e.g. a mobile network) are provided. Certain portable communications nodes are instrumented with omni-directional antennas. Certain static communications nodes are network cluster-head nodes with directional antennas, and, for example, achieve much of the gain possible when all nodes have directional antennas. Cluster-head communications preferably are used when the nodes are separable by the directional antennas. Preferably, there is a transition to mesh communications when the nodes cannot take advantage of the directional antennas. One feature of certain exemplary embodiments is that only one side of a communication link requires a directional antennal to enable spatial frequency reuse.Type: ApplicationFiled: February 2, 2007Publication date: August 7, 2008Applicant: General Electric CompanyInventors: John Anderson Fergus Ross, Nick Andrew Vab Stralen, Amit Bhavanishankar Kulkarni, Michael James Hartman
-
Patent number: 7406583Abstract: An autonomic computing environment is provided by sequestering one of a plurality of processor resources, partitioning a memory, and hiding an input/output (I/O) device. One processor resource is sequestered such that the sequestered processor resource is not exposed to the remaining processor resources as a processor resource. A memory region is partitioned to provide a service processing portion such that the sequestered processor resource has access to all of the memory region and the remaining processor resources have access to at least a portion of the memory region but do not have access to the service processing portion. A first I/O device is hidden such that the sequestered processor resource has access to the first I/O device and the remaining processor resources do not have access to the first I/O device.Type: GrantFiled: June 25, 2004Date of Patent: July 29, 2008Assignee: Intel CorporationInventors: Ulhas Warrier, Rajesh S. Madukkarumukumana
-
Patent number: 7401203Abstract: A method for wiring allocation and switch configuration in a multiprocessor computer, the method including employing depth-first tree traversal to determine a plurality of paths among a plurality of processing elements allocated to a job along a plurality of switches and wires in a plurality of D-lines, and selecting one of the paths in accordance with at least one selection criterion.Type: GrantFiled: September 14, 2004Date of Patent: July 15, 2008Assignee: International Business Machines CorporationInventors: Yariv Aridor, Tamar Domany, Eitan Frachtenberg, Yoav Gal, Edi Shmueli, Robert E. Stockmeyer, legal representative, Larry Joseph Stockmeyer
-
Patent number: 7398380Abstract: Dynamic hardware partitioning of symmetric multiprocessing systems enables on-the-fly provisioning of servers of varying performance characteristics by configuring physical partitions having selectable numbers of processors. Processors are directed to disable included coherency links (for example by de-asserting respective Power-Good indicators to each of the processors). Then processors selected for inclusion in a first physical partition are directed to form coherency links with all adjacent processors (for example by asserting the respective Power-Good indicators to each of the processors of the first physical partition). All other processors in the system remain isolated (i.e. their respective Power-Good indicators remain de-asserted). The processors of the first physical partition are then directed to fetch and execute instructions (for example by de-asserting respective Reset indicators to each of the processors).Type: GrantFiled: October 22, 2005Date of Patent: July 8, 2008Assignee: Fabric7 Systems, Inc.Inventors: Thomas Dean Lovett, Daryl V. McDaniel
-
Patent number: 7380001Abstract: A system and method for fault containment and error handling within a domain in a partitioned computer system includes a system manager having read and write access to a resource definition table. The system manager is adapted to quiesce the system when failure occurs within a domain, identify an allocated resource associated with the failed domain, identify a non-failed domain, and exit the quiesce mode for the non-failed domain, thereby containing a failure within the failed domain. The system manager further handles an error within the failed domain by deallocating a resource allocated to the failed domain so that the resource becomes available to non-failed domains.Type: GrantFiled: May 17, 2002Date of Patent: May 27, 2008Assignee: Fujitsu LimitedInventors: Kazunori Masuyama, Yasushi Umezawa, Jeremy J. Farrell, Sudheer Miryala, Takeshi Shimizu, Hitoshi Oi, Patrick N. Conway
-
Patent number: 7370159Abstract: A microprocessor includes a processing unit, an address bus connected to an addressable memory space, and executes instructions from an instruction set for accessing the addressable memory space. The addressable memory space is for a lower memory area and an extended memory area. The instruction set includes a first instruction group for accessing the lower memory area, and a second instruction group that is distinct from the first instruction group for accessing the extended memory area.Type: GrantFiled: March 31, 2004Date of Patent: May 6, 2008Assignee: STMicroelectronics SAInventors: Franck Roche, Philippe Basset
-
Publication number: 20080065858Abstract: A method according to one embodiment may include partitioning a plurality of core processors into a main partition comprising at least one processor core capable of executing a main operating system and an embedded partition comprising at least one different processor core configured to execute an embedded operating system. The method may also include exchanging, by the embedded partition, commands and data with a redundant array of independent disk (RAID) system coupled to the embedded partition; and generating by the embedded partition parity (P) data related to the RAID system.Type: ApplicationFiled: September 8, 2006Publication date: March 13, 2008Applicant: INTEL CORPORATIONInventors: Vincent J. Zimmer, Michael A. Rothman
-
Patent number: 7315895Abstract: A system and method for fault containment and error handling within a domain in a partitioned computer system includes a system manager having read and write access to a resource definition table. The system manager is adapted to quiesce the system when failure occurs within a domain, identify an allocated resource associated with the failed domain, identify a non-failed domain, and exit the quiesce mode for the non-failed domain, thereby containing a failure within the failed domain. The system manager further handles an error within the failed domain by deallocating a resource allocated to the failed domain so that the resource becomes available to non-failed domains.Type: GrantFiled: May 17, 2002Date of Patent: January 1, 2008Assignee: Fujitsu LimitedInventors: Kazunori Masuyama, Yasushi Umezawa, Jeremy J. Farrell, Sudheer Miryala, Takeshi Shimizu, Hitoshi Oi, Patrick N. Conway
-
Patent number: 7313723Abstract: A self-reparable semiconductor comprises first and second physical layer devices each including first and second subfunctional units that cooperate to provide first and second ports associated with a multi-bit Gigabit physical layer device. A first spare physical layer device includes first and second subfunctional units. The first sub-functional units are functionally interchangeable. The second sub-functional units are functionally interchangeable. Switching devices communicate with the first and second subfunctional units of the first, second and first spare physical layer devices and replace at least one of the first and second sub-functional units of at least one of the first and second physical layer devices with at least one of the first and second sub-functional units of the first spare physical layer device when the at least one of the first and second sub-functional units is non-operable.Type: GrantFiled: November 8, 2006Date of Patent: December 25, 2007Assignee: Marvell World Trade Ltd.Inventors: Sehat Sutardja, Pantas Sutardja
-
Patent number: 7272664Abstract: A method and system are disclosed for managing saved process states in a memory of a data processing system that has multiple partitions executing independent operating systems. A hypervisor manager affords access to any processor in the data processing system for the purpose of storing process states for that processor to the memory, independent of the operating system running on the processor.Type: GrantFiled: December 5, 2002Date of Patent: September 18, 2007Assignee: International Business Machines CorporationInventors: Ravi Kumar Arimilli, Robert Alan Cargnoni, Guy Lynn Guthrie, William John Starke