Reconfiguring Patents (Class 712/15)
-
Patent number: 8180997Abstract: A method, system and computer program product for dynamically composing processor cores to form logical processors. Processor cores are composable in that the processor cores are dynamically allocated to form a logical processor to handle a change in the operating status. Once a change in the operating status is detected, a mechanism may be triggered to recompose one or more processor cores into a logical processor to handle the change in the operating status. An analysis may be performed as to how one or more processor cores should be recomposed to handle the change in the operating status. After the analysis, the one or more processor cores are recomposed into the logical processor to handle the change in the operating status. By dynamically allocating the processor cores to handle the change in the operating status, performance and power efficiency is improved.Type: GrantFiled: July 2, 2008Date of Patent: May 15, 2012Assignee: Board of Regents, University of Texas SystemInventors: Douglas C. Burger, Stephen W. Keckler, Robert McDonald, Paul Gratz, Nitya Ranganathan, Lakshminarasimhan Sethumadhavan, Karthikevan Sankaralingam, Ramadass Nagarajan, Changkyu Kim, Haiming Liu
-
Patent number: 8176212Abstract: A method and system for the flexible sizing of behavior containers on a reconfigurable computing resource through the use of hierarchically nested as well as joinable and separable containers is provided.Type: GrantFiled: August 18, 2010Date of Patent: May 8, 2012Assignee: Quickflex, Inc.Inventors: Steven P. Smith, Justin Braun
-
Patent number: 8176296Abstract: Embodiments of the present invention are directed to a microcontroller device having a microprocessor, programmable memory components, and programmable analog and digital blocks. The programmable analog and digital blocks are configurable based on programming information stored in the memory components. Programmable interconnect logic, also programmable from the memory components, is used to couple the programmable analog and digital blocks as needed. The advanced microcontroller design also includes programmable input/output blocks for coupling selected signals to external pins. The memory components also include user programs that the embedded microprocessor executes. These programs may include instructions for programming the digital and analog blocks “on-the-fly,” e.g., dynamically. In one implementation, there are a plurality of programmable digital blocks and a plurality of programmable analog blocks.Type: GrantFiled: October 22, 2001Date of Patent: May 8, 2012Assignee: Cypress Semiconductor CorporationInventor: Warren Snyder
-
Patent number: 8171121Abstract: A dynamic reconfiguration to include on-line addition, deletion, and replacement of individual modules of to support dynamic partitioning of a system, interconnect (link) reconfiguration, memory RAS to allow migration and mirroring without OS intervention, dynamic memory reinterleaving, CPU and socket migration, and support for global shared memory across partitions is described. To facilitate the on-line addition or deletion, the firmware is able to quiesce and de-quiesce the domain of interest so that many system resources, such as routing tables and address decoders, can be updated in what essentially appears to be an atomic operation to the software layer above the firmware.Type: GrantFiled: September 23, 2008Date of Patent: May 1, 2012Assignee: Intel CorporationInventors: Mani Ayyar, Eric Delano, Ioannis T. Schoinas, Akhilesh Kumar, Jay Jayasimha, Jose A. Vargas
-
Patent number: 8171259Abstract: A dynamic reconfigurable circuit includes multiple clusters each including a group of reconfigurable processing elements. The dynamic reconfigurable circuit is capable of dynamically changing a configuration of the clusters according to a context including a description of processing of the processing elements and of connection between the processing elements. A first cluster among the clusters includes a signal generating circuit that when an instruction to change the context is received, generates a report signal indicative of the instruction to change the context; a signal adding circuit that adds the report signal generated by the signal generating circuit to output data that is to be transmitted from the first cluster to a second cluster; and a data clearing circuit that, when output data to which a report signal generated by the second cluster is added is received, performs a clearing process of clearing the output data received.Type: GrantFiled: February 27, 2009Date of Patent: May 1, 2012Assignee: Fujitsu Semiconductor LimitedInventors: Takashi Hanai, Shinichi Sutou
-
Patent number: 8170402Abstract: A portable data storage device compatible with both standard and high definition digital video cameras is provided. The device includes at least one SDI I/O, and preferably at least one audio I/O and preferably at least one medium speed I/O interface. A device controller takes the high speed serial data, packetizes it, and then sends it out to a plurality of memory modules. Preferably each memory module includes four NAND clusters, each NAND cluster consisting of a flash memory controller and two NAND flash memories. Interposed between the device controller and the memory modules are a plurality of memory controllers, each memory controller controlling a group of memory modules. A user interface is coupled to the device controller, the interface including a display capable of at least two user-selectable orientations, record/playback controls and a four-way directional control pad.Type: GrantFiled: June 15, 2006Date of Patent: May 1, 2012Inventors: Steven G. Frost-Ruebling, James Martin
-
Patent number: 8156312Abstract: An expanded arithmetic and logic unit (EALU) with special extra functions is integrated into a configurable unit for performing data processing operations. The EALU is configured by a function register, which greatly reduces the volume of data required for configuration. The cell can be cascaded freely over a bus system, the EALU being decoupled from the bus system over input and output registers. The output registers are connected to the input of the EALU to permit serial operations. A bus control unit is responsible for the connection to the bus, which it connects according to the bus register. The unit is designed so that distribution of data to multiple receivers (broadcasting) is possible. A synchronization circuit controls the data exchange between multiple cells over the bus system. The EALU, the synchronization circuit, the bus control unit, and registers are designed so that a cell can be reconfigured on site independently of the cells surrounding it.Type: GrantFiled: June 19, 2007Date of Patent: April 10, 2012Inventors: Martin Vorbach, Robert Münch
-
Patent number: 8151103Abstract: The present invention provides for systems and methods of dynamically controlling a cluster or grid environment. The method comprises attaching a trigger to an object and firing the trigger based on a trigger attribute. The cluster environment is modified by actions initiated when the trigger is fired. Each trigger has trigger attributes that govern when it is fired and actions it will take. The use of triggers enables a cluster environment to dynamically be modified with arbitrary actions to accommodate needs of arbitrary objects. Example objects include a compute node, compute resources, a cluster, groups of users, user credentials, jobs, resources managers, peer services and the like.Type: GrantFiled: March 11, 2005Date of Patent: April 3, 2012Assignee: Adaptive Computing Enterprises, Inc.Inventor: David Brian Jackson
-
Patent number: 8151088Abstract: A plurality of processor tiles are provided, each processor tile including a processor core. An interconnection network interconnects the processor cores and enables transfer of data among the processor cores. The interconnection network has a plurality of dimensions and is configurable to transmit data from an initial processor core or an input/output device to an intermediate processor core based on a first dimension ordering policy, and from the intermediate processor core to a destination processor core. The first dimension ordering policy specifies an ordering of the dimensions of the interconnection network when routing data through the interconnection network.Type: GrantFiled: July 8, 2008Date of Patent: April 3, 2012Assignee: Tilera CorporationInventors: Liewei Bao, Ian Rudolf Bratt
-
Patent number: 8149470Abstract: An image processing apparatus which performs image processing includes: a computing unit equipped with a plurality of arithmetic units each of which performs calculations based on a supplied microprogram; a storage unit adapted to store correspondence information between image processing and allocation of the plurality of arithmetic units to modules involved in the image processing; an acquisition unit adapted to acquire allocation information about allocations to the modules involved in image processing to be performed, from the storage unit; and a supply unit adapted to supply microprograms corresponding to processes of the modules involved in the image processing to be performed to the arithmetic units based on the acquired allocation information, wherein the storage unit stores the correspondence information according to device configuration of the image processing apparatus, and the acquisition unit acquires the allocation information according to the device configuration of the image processing apparatuType: GrantFiled: December 4, 2006Date of Patent: April 3, 2012Assignee: Canon Kabushiki KaishaInventor: Yoshiji Kanamoto
-
Patent number: 8135941Abstract: One embodiment of the invention provides a processor. The processor generally includes a first and second processor core, each having a plurality of pipelined execution units for executing an issue group of multiple instructions and scheduling logic configured to issue a first issue group of instructions to the first processor core for execution and a second issue group of instructions to the second processor core for execution when the processor is in a first mode of operation and configured to issue one or more vector instructions for concurrent execution on the first and second processor cores when the processor is in a second mode of operation.Type: GrantFiled: September 19, 2008Date of Patent: March 13, 2012Assignee: International Business Machines CorporationInventor: David A. Luick
-
Patent number: 8127111Abstract: An integrated circuit comprises a plurality of tiles. Each tile comprises a processor including a storage module, wherein the processor is configured to process multiple streams of instructions, a switch including switching circuitry to forward data received over data paths from other tiles to the processor and to switches of other tiles, and to forward data received from the processor to switches of other tiles, and coupling circuitry configured to couple data resulting from processing an instruction from at least one of the streams of instructions to the storage module and to the switch.Type: GrantFiled: April 28, 2008Date of Patent: February 28, 2012Assignee: Tilera CorporationInventors: David Wentzlaff, Anant Agarwal
-
Patent number: 8122226Abstract: A method and apparatus for dynamic partial reconfiguration on an array of processors. The method includes the steps of verifying if a processor is ready for dynamic partial reconfiguration to begin, deciding the degree of dynamic partial reconfiguration, including the number and identity of all processors to be modified, executing native machine code in the port of a processing device, and modifying a segment of the internal memory of said single processing device. Additional embodiments allow modification of multiple processors in the array, including the modification of all processors on a die or system.Type: GrantFiled: April 16, 2009Date of Patent: February 21, 2012Assignee: VNS Portfolio LLCInventor: Gibson D. Elliot
-
Patent number: 8112612Abstract: A processing system comprising processors and the dynamically configurable communication elements coupled together in an interspersed arrangement. The processors each comprise at least one arithmetic logic unit, an instruction processing unit, and a plurality of processor ports. The dynamically configurable communication elements each comprise a plurality of communication ports, a first memory, and a routing engine. For each of the processors, the plurality of processor ports is configured for coupling to a first subset of the plurality of dynamically configurable communication elements. For each of the dynamically configurable communication elements, the plurality of communication ports comprises a first subset of communication ports configured for coupling to a subset of the plurality of processors and a second subset of communication ports configured for coupling to a second subset of the plurality of dynamically configurable communication elements.Type: GrantFiled: May 17, 2010Date of Patent: February 7, 2012Assignee: Coherent Logix, IncorporatedInventors: Michael B. Doerr, William H. Hallidy, David A. Gibson, Craig M. Chase
-
Patent number: 8103853Abstract: A chip having an intelligent fabric may include a soft application processor, a reconfigurable hardware intelligent processor, a partitioned memory storage, and an interface to an external reconfigurable communication processor. The reconfigurable hardware intelligent processor may be configured to implement a distributed reconfigurable processor, and to provide cognitive control for at least one of allocation, reallocation, and performance monitoring.Type: GrantFiled: March 5, 2008Date of Patent: January 24, 2012Assignee: The Boeing CompanyInventors: Tirumale K. Ramesh, John L. Meier
-
Patent number: 8103866Abstract: Embodiments of the invention are directed to a system for reconfiguring a processor array while it is currently operating. The reconfiguration system uses configuration chains streamed down communication channels that are set for the re-configuration process, then re-set after the reconfiguration process has completed.Type: GrantFiled: January 22, 2008Date of Patent: January 24, 2012Assignee: Nethra Imaging Inc.Inventor: Michael R. Butts
-
Patent number: 8099583Abstract: A new signal processor technique and apparatus combining microprocessor technology with switch fabric telecommunication technology to achieve a programmable processor architecture wherein the processor and the connections among its functional blocks are configured by software for each specific application by communication through a switch fabric in a dynamic, parallel and flexible fashion to achieve a reconfigurable pipeline, wherein the length of the pipeline stages and the order of the stages varies from time to time and from application to application, admirably handling the explosion of varieties of diverse signal processing needs in single devices such as handsets, set-top boxes and the like with unprecedented performance, cost and power savings, and with full application flexibility.Type: GrantFiled: October 6, 2007Date of Patent: January 17, 2012Assignee: Axis Semiconductor, Inc.Inventor: Xiaolin Wang
-
Patent number: 8099540Abstract: A reconfigurable circuit includes a network circuit for controlling connections between the output terminal and the input terminal of an arithmetic unit group, and a first selector connected between the arithmetic unit group and the network circuit. When a first control signal is in a first state, the first selector connects a first terminal of the arithmetic unit group to a first terminal of the network circuit, and also connects a second terminal of the arithmetic unit group to a second terminal of the network circuit. Meanwhile, when the first control signal is in a second state, the first selector connects the first terminal of the arithmetic unit group to the second terminal of the network circuit, and also connects the second terminal of the arithmetic unit group to the first terminal of the network circuit.Type: GrantFiled: October 11, 2006Date of Patent: January 17, 2012Assignee: Fujitsu Semiconductor LimitedInventors: Takashi Hanai, Tetsuo Kawano
-
Patent number: 8082418Abstract: A method and apparatus for enabling usage of an accelerator device in a processor socket is herein described. A set of inter-processor messages is utilized to initialize a configuration/memory space of the accelerator device. As an example, a first set of inter-processor interrupts (IPIs) is sent to indicate a base address of a memory space and a second set of IPIs is sent to indicate a size of the memory space. Furthermore, similar methods and apparatus' are herein described for dynamic reconfiguration of an accelerator device in a processor socket.Type: GrantFiled: December 17, 2007Date of Patent: December 20, 2011Assignee: Intel CorporationInventors: Paul M. Stillwell, Jr., Nagabhushan Chitlur, Dennis Bradford, Linda Rankin
-
Patent number: 8081191Abstract: In a media server for processing data packets, media server functions are implemented by a plurality of modules categorized by real-time response requirements.Type: GrantFiled: September 25, 2008Date of Patent: December 20, 2011Assignee: RadiSys Canada ULCInventors: Adnan Saleem, Alvin Chubbs, Neil Gunn, James Davidson, Serguei Smirnov
-
Patent number: 8078833Abstract: The invention resides in a flexible data pipeline structure for accommodating software computational instructions for varying application programs and having a programmable embedded processor with internal pipeline stages the order and length of which varies as fast as every clock cycle based on the instruction sequence in an application program preloaded into the processor, and wherein the processor includes a data switch matrix selectively and flexibly interconnecting pluralities of mathematical execution units and memory units in response to said instructions, and wherein the execution units are configurable to perform operations at different precisions of multi-bit arithmetic and logic operations and in a multi-level hierarchical architecture structure.Type: GrantFiled: May 29, 2008Date of Patent: December 13, 2011Assignee: Axis Semiconductor, Inc.Inventors: Xiaolin Wang, Qian Wu, Benjamin Marshall, Fugui Wang, Ke Ning, Gregory Pitarys
-
Patent number: 8069333Abstract: A data processing device comprises a state manager for determining a logic number of configurational information to be used in a next state, the logic number representing information on a mutual relationship between items of configurational information included in an object code, based on a present operational state, a group of candidates for a state to transit to next, and an event signal issued from arithmetic units, a configuration number converter for outputting a real number corresponding to the logic number determined by the state manager, the configuration number converter having conversion information for converting the logic number into a real number representing a location where the corresponding configurational information is actually stored, and a configurational information storage for storing the configurational information and indicating configurational information corresponding to the real number output from the configuration number converter, to the arithmetic units and an interconnector.Type: GrantFiled: March 22, 2007Date of Patent: November 29, 2011Assignee: NEC CorporationInventors: Kengo Nishino, Nobuki Kajihara, Takeshi Inuo
-
Patent number: 8055880Abstract: The reconfigurable circuit of the present invention in which time division multiple processing is possible has a pipeline structure with the number of stages of an integral multiple of a given number, and comprises a plurality of processor elements having a processing unit whose configuration is variable according to first configuration data to be supplied, a network in which all inputs and outputs of a plurality of said processor elements are connected and which transfers data by one clock between the input and output according to second configuration data to be supplied, and a switching unit which cyclically switches by one clock and supplies the first and second configuration data prepared for the given number of tasks to each of the processing units.Type: GrantFiled: February 9, 2005Date of Patent: November 8, 2011Assignee: Fujitsu LimitedInventors: Hisanori Fujisawa, Hideki Yosizawa, Teruo Ishihara
-
Publication number: 20110264888Abstract: A polymorphic systolic array framework that works in conjunction with an embedded microprocessor on an FPGA, that allows for dynamic and complimentary scaling of acceleration levels of two algorithms active concurrently on the FPGA. Use is made of systolic arrays and hardware-software co-design to obtain an efficient multi-application acceleration system. The flexible and simple framework allows hosting of a broader range of algorithms and extendable to more complex applications in the area of aerospace embedded systems.Type: ApplicationFiled: April 22, 2011Publication date: October 27, 2011Applicant: UTAH STATE UNIVERSITYInventors: Aravind Dasu, Robert C. Barnes
-
Patent number: 8046564Abstract: Techniques, systems and apparatus are described for providing a processing element (PE) structure forming a floating point unit (FPU)-processing element. Each processing element includes each of two multiplexers (MUXes) to receive data from one or more sources including another PE, and select one value from the received data. The processing element includes an arithmetic logic unit (ALU) in communication with the two multiplexers to receive the selected value from each multiplexer as two input values, and process the received two input values to generate results of the ALU.Type: GrantFiled: September 19, 2008Date of Patent: October 25, 2011Assignee: Core Logic, Inc.Inventors: Hoon Mo Yang, Man Hwee Jo, Il Hyun Park, Ki Young Choi
-
Patent number: 8041933Abstract: A system for selectively enabling a microprocessor-based system is disclosed. State information that describes the operating conditions or circumstances under which a user intends to operate the system is obtained. In the preferred embodiment of the invention, a valid hash value is determined, preferably based on the state information and preferably by locating the valid hash value within a table of valid hash values indexed by the state information. Candidate authorization information is obtained from the user, and a candidate hash value is generated by applying a hashing algorithm to the candidate authorization information, the state information, or a combination of the candidate authorization information and state information. The candidate hash value and the valid hash value are then compared, and the microprocessor-based system is enabled if the candidate hash value matches the valid hash value.Type: GrantFiled: June 4, 2009Date of Patent: October 18, 2011Assignee: The Invention Science Fund IInventors: Bran Ferren, W. Daniel Hillis
-
Publication number: 20110238948Abstract: The present invention relates to a method of coupling at least one (conventional) unit processing data in a sequential manner, e.g. a CPU, von-Neumann-Processor and/or microcontroller, the (conventional) unit for data processing comprising an instruction pipeline, and an array for processing data comprising a plurality of data processing cells, e.g. a preferably coarse grain and/or preferably runtime reconfigurable data processor, FPGA, DFP, DSP, XPP or chaemeleon-technology-like data processing fabric, wherein the array is coupled to the instruction pipeline.Type: ApplicationFiled: November 16, 2010Publication date: September 29, 2011Inventors: Martin Vorbach, Markus Weinhardt, Juergen Becker
-
Patent number: 8024548Abstract: A processor, integrated with re-configurable logic and memory elements, is disclosed which is to be used as part of a shared memory, multiprocessor computer system. The invention utilizes the re-configurable elements to construct persistent finite state machines based on information decoded by the invention from sequences of CISC or RISC type processor machine instructions residing in memory. The invention implements the same algorithm represented by the sequence of encoded instructions, but executes the algorithm consuming significantly fewer clock cycles than would be consumed by the processor originally targeted to execute the sequence of encoded instructions.Type: GrantFiled: February 18, 2003Date of Patent: September 20, 2011Inventor: Christopher Joseph Daffron
-
Patent number: 8020168Abstract: A NOC for dynamic virtual software pipelining including IP blocks, routers, memory communications controllers, and network interface controllers, each IP block adapted to a router through a memory communications controller and a network interface controller, the NOC also including: a computer software application segmented into stages, each stage comprising a flexibly configurable module of computer program instructions identified by a stage ID, each stage assigned to a thread of execution on an IP block; and each stage executing on a thread of execution on an IP block, including a first stage executing on an IP block, producing output data and sending by the first stage the produced output data to a second stage, the output data including control information for the next stage and payload data; and the second stage consuming the produced output data in dependence upon the control information.Type: GrantFiled: May 9, 2008Date of Patent: September 13, 2011Assignee: International Business Machines CorporationInventors: Russell D. Hoover, Eric O. Mejdrich, Paul E. Schardt, Robert A. Shearer
-
Patent number: 8015335Abstract: In a logically partitioned host computer system comprising host processors (host CPUs) partitioned into a plurality of guest processors (guest CPUs) of a guest configuration, a perform topology function instruction is executed by a guest processor specifying a topology change of the guest configuration. The topology change preferably changes the polarization of guest CPUs, the polarization related to the amount of a host CPU resource is provided to a guest CPU.Type: GrantFiled: December 11, 2009Date of Patent: September 6, 2011Assignee: International Business Machines CorporationInventors: Mark S. Farrell, Charles W. Gainey, Jr., Jeffrey P. Kubala, Donald W. Schmidt
-
Method and system for implementing efficient locking to facilitate parallel processing of IC designs
Patent number: 8010917Abstract: Disclosed is an improved method and system for implementing parallelism for execution of electronic design automation (EDA) tools, such as layout processing tools. Examples of EDA layout processing tools are placement and routing tools. Efficient locking mechanism are described for facilitating parallel processing and to minimize blocking.Type: GrantFiled: December 26, 2007Date of Patent: August 30, 2011Assignee: Cadence Design Systems, Inc.Inventors: David Cross, Eric Nequist -
Patent number: 8010593Abstract: The present invention provides an adaptive integrated circuit. The various embodiments include a plurality of heterogeneous computational elements coupled to an interconnection network. The plurality of heterogeneous computational elements include corresponding computational elements having fixed and differing architectures, such as fixed architectures for different functions such as memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability. In response to configuration information, the interconnection network is operative in real time to configure and reconfigure the plurality of heterogeneous computational elements for a plurality of different functional modes, including linear algorithmic operations, non-linear algorithmic operations, finite state machine operations, memory operations, and bit-level manipulations.Type: GrantFiled: December 17, 2007Date of Patent: August 30, 2011Assignee: QST Holdings LLCInventors: Paul L. Master, Eugene Hogenauer, Walter James Scheuermann
-
Patent number: 8006067Abstract: A flexible results pipeline for a processing element of a parallel processor is described. A plurality of result registers are selectively connected to each other, to processing logic of the processing element and to a neighborhood connection register configured to receive data from and send data to other processing elements. The connections between the result registers and between the result registers and the neighborhood connection register are selectively configurable by applied control signals.Type: GrantFiled: November 18, 2009Date of Patent: August 23, 2011Assignee: Micron Technology, Inc.Inventor: Graham Kirsch
-
Patent number: 8001308Abstract: A method and system for handling a management interrupt, such as a system management interrupt (SMI) and/or a platform management interrupt (PMI), includes sequestering two or more processor cores from a plurality of processor cores to form a group of sequestered processor cores for handling the management interrupt. Generated management interrupts are directed to the group of sequestered processor cores and not to non-sequestered processor cores. At least one of the sequestered processor cores handles the management interrupt without disrupting the current operation of the non-sequestered processor cores.Type: GrantFiled: September 17, 2010Date of Patent: August 16, 2011Assignee: Intel CorporationInventors: Vincent J. Zimmer, Michael A. Rothman
-
Patent number: 7996661Abstract: A dynamic reconfigurable circuit that implements optional processing by dynamically switching a processing content of a reconfigurable processing element (PE) and a connection content between the PEs in accordance with a context, includes: a configuration register section for setting a content of loop processing on the basis of the context, the loop processing content including an output source of an output signal from each of a set of the reconfigured PEs, an output destination of the output signal, and a condition for outputting the output signal to the output destination; and at least one counter circuit including a loop control section and an output register section that implement the set loop processing, that count the number of implementations of the loop processing implemented by the loop control section, and that output the output signal to the output destination based on the counted number of implementations and the condition.Type: GrantFiled: September 17, 2008Date of Patent: August 9, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Takashi Hanai, Shinichi Sutou, Masaki Arai, Mitsuharu Wakayoshi
-
Patent number: 7996585Abstract: Disclosed are a method and system of tracking real time use of I/O control blocks on a processing unit basis, in a multiprocessing system, such that in the case of a processing unit failure, a list accurately and concisely identifies the control blocks that need to be recovered. This eliminates the need to scan all the I/O control blocks, greatly reducing the overall system recovery time and minimizing impact to the rest of the running system. The preferred embodiment of the invention uses a task control block structure to record which I/O control blocks are in use by each Processing Unit. Also, the lock word structure defined in the I/O control blocks is provided with an index back into the task control block to facilitate managing the task control block entries.Type: GrantFiled: September 9, 2005Date of Patent: August 9, 2011Assignee: International Business Machines CorporationInventors: Janet R. Easton, Elke Nass, Kenneth J. Oakes, Andrew W. Piechowski, Martin Taubert, John S. Trotter, Ambrose Verdibello, Joachim von Buttlar, Robert Whalen, Jr.
-
Patent number: 7991909Abstract: Method and apparatus for communication between a processor and processing elements in an integrated circuit (e.g., a programmable logic device is described. In an example, a first lookup table is configured to store first information representing which of the processing elements is capable of performing which of a plurality of instructions. A second lookup table is configured to store second information representing which of the plurality of instructions is being serviced by which of the processing elements. Control logic is coupled to the processor, the first lookup table, and the second lookup table. The control logic is configured to communicate data from the processor to the processing elements based on the first information, and communicate data from the processing elements to the processor based on the second information.Type: GrantFiled: March 27, 2007Date of Patent: August 2, 2011Assignee: Xilinx, Inc.Inventors: Paul R. Schumacher, Daniel L McMurtrey, Shengqi Yang
-
Patent number: 7987338Abstract: A processing system comprising processors and the dynamically configurable communication elements coupled together in an interspersed arrangement. The processors each comprise at least one arithmetic logic unit, an instruction processing unit, and a plurality of processor ports. The dynamically configurable communication elements each comprise a plurality of communication ports, a first memory, and a routing engine. For each of the processors, the plurality of processor ports is configured for coupling to a first subset of the plurality of dynamically configurable communication elements. For each of the dynamically configurable communication elements, the plurality of communication ports comprises a first subset of communication ports configured for coupling to a subset of the plurality of processors and a second subset of communication ports configured for coupling to a second subset of the plurality of dynamically configurable communication elements.Type: GrantFiled: May 17, 2010Date of Patent: July 26, 2011Assignee: Coherent Logix, IncorporatedInventors: Michael B. Doerr, William H. Hallidy, David A. Gibson, Craig M. Chase
-
Patent number: 7987339Abstract: A processing system comprising processors and the dynamically configurable communication elements coupled together in an interspersed arrangement. The processors each comprise at least one arithmetic logic unit, an instruction processing unit, and a plurality of processor ports. The dynamically configurable communication elements each comprise a plurality of communication ports, a first memory, and a routing engine. For each of the processors, the plurality of processor ports is configured for coupling to a first subset of the plurality of dynamically configurable communication elements. For each of the dynamically configurable communication elements, the plurality of communication ports comprises a first subset of communication ports configured for coupling to a subset of the plurality of processors and a second subset of communication ports configured for coupling to a second subset of the plurality of dynamically configurable communication elements.Type: GrantFiled: June 30, 2010Date of Patent: July 26, 2011Assignee: Coherent Logix, IncorporatedInventors: Michael B. Doerr, William H. Hallidy, David A. Gibson, Craig M. Chase
-
Publication number: 20110153981Abstract: Systems and methods for partial reconfiguration of reconfigurable application specific integrated circuit (ASIC) devices that may employ an interconnection template to allow partial reconfiguration (PR) blocks of an ASIC device to be selectively and dynamically interconnected and/or disconnected in standardized fashion from communication with a packet router within the same ASIC device.Type: ApplicationFiled: December 23, 2009Publication date: June 23, 2011Inventors: Jerry Yancey, Aya N. Bennett, Timothy M. Adams, Mathew A. Sanford
-
Patent number: 7966519Abstract: Methods and integrated circuits for reconfiguration in a multi-core processor system with configurable isolation are described. According to one embodiment, a processor configuration method includes determining that a first module is faulty. A second module is configured to communicate with the first module when the first module is not faulty. The method also includes analyzing a third module with respect to a substitution criterion, selecting the third module based on the analyzing determining that the third module satisfies the substitution criterion, and subsequent to the selecting, configuring the second module to communicate with the third module instead of the first module. Additional embodiments are described in the disclosure.Type: GrantFiled: October 13, 2008Date of Patent: June 21, 2011Assignee: Hewlett-Packard Development Company, L.P.Inventors: Nidhi Aggarwal, Norman Paul Jouppi, Parthasararthy Ranganathan
-
Patent number: 7962716Abstract: The present invention concerns a new category of integrated circuitry and a new methodology for adaptive or reconfigurable computing. The preferred IC embodiment includes a plurality of heterogeneous computational elements coupled to an interconnection network. The plurality of heterogeneous computational elements include corresponding computational elements having fixed and differing architectures, such as fixed architectures for different functions such as memory, addition, multiplication, complex multiplication, subtraction, configuration, reconfiguration, control, input, output, and field programmability. In response to configuration information, the interconnection network is operative in real-time to configure and reconfigure the plurality of heterogeneous computational elements for a plurality of different functional modes, including linear algorithmic operations, non-linear algorithmic operations, finite state machine operations, memory operations, and bit-level manipulations.Type: GrantFiled: November 17, 2004Date of Patent: June 14, 2011Assignee: QST Holdings, Inc.Inventors: Paul L. Master, Eugene Hogenauer, Walter James Scheuermann
-
Patent number: 7961226Abstract: The present invention provides a digital imaging apparatus having an optical sensor, an analog-to-digital converter, a plurality of computational elements, and an interconnection network. The optical sensor converts an object image into a detected image, which is then converted to digital image information by the analog-to-digital converter. The plurality of computational elements includes a first computational element having a first fixed architecture and a second computational element having a second, different fixed architecture. The interconnection network is capable of providing a processed digital image from the digital image information by configuring and reconfiguring the plurality of computational elements for performance of a plurality of different imaging functions. The invention may be embodied, for example, as a digital camera, a scanner, a printer, or a dry copier.Type: GrantFiled: September 15, 2009Date of Patent: June 14, 2011Assignee: QST Holdings, Inc.Inventors: Paul L. Master, John Watson
-
Patent number: 7962760Abstract: A system for selectively enabling a microprocessor-based system is disclosed. State information that describes the operating conditions or circumstances under which a user intends to operate the system is obtained. In the preferred embodiment of the invention, a valid hash value is determined, preferably based on the state information and preferably by locating the valid hash value within a table of valid hash values indexed by the state information. Candidate authorization information is obtained from the user, and a candidate hash value is generated by applying a hashing algorithm to the candidate authorization information, the state information, or a combination of the candidate authorization information and state information. The candidate hash value and the valid hash value are then compared, and the microprocessor-based system is enabled if the candidate hash value matches the valid hash value.Type: GrantFiled: June 4, 2009Date of Patent: June 14, 2011Assignee: The Invention Science Fund IInventors: Bran Ferren, W. Daniel Hillis
-
Patent number: 7949860Abstract: A processor according to the present invention cyclically executes a plurality of threads, for each time period allocated thereto. The processor stores, for each thread, configuration information of operation cells. Each of the threads (i) causes the execution of a different predetermined number of operation cells in series, and successively reconfigures an operation cell that has completed a last operation thereof in the time period allocated to a current thread, based on a stored piece of configuration information of the operation cell that corresponds to a next thread, and (ii) causes concurrent execution of an operation cell having a configuration for the current thread and an operation cell having a configuration for the next thread.Type: GrantFiled: November 21, 2006Date of Patent: May 24, 2011Assignee: Panasonic CorporationInventors: Masaki Maeda, Hideshi Nishida, Yorihiko Wakayama
-
Patent number: 7937558Abstract: A processing system comprising processors and the dynamically configurable communication elements coupled together in an interspersed arrangement. The processors each comprise at least one arithmetic logic unit, an instruction processing unit, and a plurality of processor ports. The dynamically configurable communication elements each comprise a plurality of communication ports, a first memory, and a routing engine. For each of the processors, the plurality of processor ports is configured for coupling to a first subset of the plurality of dynamically configurable communication elements. For each of the dynamically configurable communication elements, the plurality of communication ports comprises a first subset of communication ports configured for coupling to a subset of the plurality of processors and a second subset of communication ports configured for coupling to a second subset of the plurality of dynamically configurable communication elements.Type: GrantFiled: February 8, 2008Date of Patent: May 3, 2011Assignee: Coherent Logix, IncorporatedInventors: Michael B. Doerr, William H. Hallidy, David A. Gibson, Craig M. Chase
-
Patent number: 7873811Abstract: Fabric-based computing systems and methods are disclosed. A fabric-based computing system can include a polymorphous computing fabric that can be customized on a per application basis and a host processor in communication with said polymorphous computing fabric. The polymorphous computing fabric includes a cellular architecture that can be highly parameterized to enable a customized synthesis of fabric instances for a variety of enhanced application performances thereof. A global memory concept can also be included that provides the host processor random access to all variables and instructions associated with the polymorphous computing fabric.Type: GrantFiled: March 10, 2003Date of Patent: January 18, 2011Assignee: The United States of America as represented by the United States Department of EnergyInventors: Christophe Czeslaw Wolinski, Maya B. Gokhale, Kevin Peter McCabe
-
Patent number: 7870364Abstract: A reconfigurable processor (RP) structure is provided, and particularly, a multi-mode providing apparatus including an exclusive coarse-grained array unit for each mode and a multi-mode providing method thereof are provided.Type: GrantFiled: May 19, 2008Date of Patent: January 11, 2011Assignee: Samsung Electronics Co., Ltd.Inventors: Ji-Hoon Bang, Kwang-Chul Kim
-
Patent number: 7861101Abstract: A reduction in circuit size and in power consumption is provided. A signal processor includes: processor elements 501, which are mapped by circuit reconfiguration; processor elements 502a and 502b, which are not mapped by circuit reconfiguration; a power voltage supply area 503; a power voltage cutoff area 504; a system control CPU 505; a configuration information storage memory 506; a configuration control signal decoder 507; a configuration control circuit 508; a configuration control circuit 509 for a power supply unit; a data memory 510; a global bus (high voltage side) 511; and a global bus switch (high voltage side) 512. The signal processor includes a function for circuit reconfiguration of the individual processor elements 501 in consonance with the contents of a signal process to be performed and a function for changing a voltage to be supplied to the processor elements 501.Type: GrantFiled: November 24, 2005Date of Patent: December 28, 2010Assignee: Panasonic CorporationInventor: Masahiro Houshaku
-
Patent number: 7849288Abstract: A reconfigurable circuit and control method therefor, capable of enhancing efficiency of implementation of a pipeline process in processing elements and improve processing performance. Processing elements are reconfigured to form a circuit based on configuration information and execute a prescribed process. Memory units store configuration information for the processing elements. A memory switching unit switches the plurality of memory units to store therein the configuration information on the stages of a pipeline process to be performed by the processing elements. A configuration information output unit switches the memory units to output therefrom the configuration information to the plurality of processing elements.Type: GrantFiled: October 12, 2006Date of Patent: December 7, 2010Assignee: Fujitsu LimitedInventors: Hisanori Fujisawa, Miyoshi Saito, Toshihiro Ozawa