Abstract: In some embodiments, a logic circuit is provided that has a plurality of gates with gate inputs. Also provided is one or more latch circuits coupled to the logic circuit to provide operational data when in an operational mode and to cause at least some of the gate inputs to be at values resulting in reduced leakage during a sleep mode. Additionally provided are embodiments of non-destructive latch circuits, which may be used to implement the latch circuits just discussed. Other embodiments are disclosed and/or claimed herein.
Type:
Grant
Filed:
July 30, 2010
Date of Patent:
November 6, 2012
Assignee:
Intel Corporation
Inventors:
Hon Shing Lau, Scott Siers, Ruchira Liyanage
Abstract: In some embodiments, the number of active cells in a multi-cell voltage regulator is controlled so that the current-per-active-cell approaches a predefined target or to be within an acceptable range so that the active cells operate with suitable efficiency.
Type:
Grant
Filed:
December 15, 2007
Date of Patent:
March 6, 2012
Assignee:
Intel Corporation
Inventors:
Henry W. Koertzen, Joseph T. Dibene, II
Abstract: Techniques to enable voltage regulators to adjust for coming load changes are presented herein. In some embodiments, a functional block such as a microprocessor core having an associated clock signal is powered by at least one switching-type voltage regulator. When the functional block is about to require an increased level of power, the associated clock is provided to drive the at least one regulator switches overriding their normal drive signal, which has a lower frequency. Thus, the switches are driven at a higher frequency sufficiently prior to (e.g., just ahead of) the load change to reduce the amount of droop that would otherwise occur.
Abstract: In some embodiments, provided are methods and circuits to control the power efficiency of a transceiver or a transmitter in a scalable I/O link (a link whose bandwidth and power can be adjusted to meet changing performance demands).
Abstract: Embodiments of the invention take advantage of an unused state of an interface protocol (or specification), such as the ONFI specification, to control a selector circuit to assert one of a plurality of relatively localized device selection signals (e.g., chip enable signals).
Abstract: A cooling system may include a fan which may be placed near the center of the system board. The fan may include bottom inlet and may draw air through an opening in the bottom skin of the computer system and may generate a positive pressure within the computer system. Exhaust vents may be positioned at the periphery.
Abstract: To allow for reference current settings per multi-bit link (or alternatively, per apparatus), approaches for implementing closed-loop Tx swing control based on monitoring of a dummy circuit is provided herein. In accordance with some embodiments, provided is a dummy bit-link circuit to model operable bit-links in a multi-bit link, where each bit link has a transmitter with an adjustable swing level. Also provided is a reference generator circuit to control the transmitter swing levels based on test data driven through the dummy bit-link.
Abstract: Disclosed are embodiments of a phase control circuit with an analog phase controller that is able to effectively generate control signals for all four quadrants of phase control operation.
Abstract: With embodiments disclosed herein, the distribution of gated power is done using on-die layers without having to come back out and use package layers.
Abstract: Disclosed herein are clock generator systems comprising first and second stage PLLs thereby allowing for both lower PLL bandwidth filtering and higher bandwidth response, in accordance with some embodiments. Other systems may be disclosed and/or described herein.
Abstract: In some embodiments, an array of sleep transistors is provided, wherein a combination of said transistors may be enabled during an active mode to reduce leakage depending on the leakage characteristics of a chip or associated chip.
Abstract: Provided herein are approaches for controlling remote slave DLL circuits with a master DLL circuit by conveying a relevant bias signal as a current signal instead of as a voltage signal.
Type:
Grant
Filed:
September 29, 2007
Date of Patent:
September 14, 2010
Assignee:
Intel Corporation
Inventors:
Jacob S. Schneider, Harishankar Sridharan
Abstract: A system and method for reduced power consumption communications over a physical interconnect is described. In an embodiment, an input/output circuit includes a port to receive a transmission unit via an interconnect, a combining module coupled to the port to append at least one of a first and a second indicator to the transmission unit, a first adder module to generate the first indicator, indicating that the transmission unit is a starting transmission unit of a set of related transmission units, a second adder module to generate the second indicator, indicating that the starting transmission unit of the set of related transmission units has already been received, and logic to determine at least one of the start and end boundaries of the set of related transmission units.
Type:
Grant
Filed:
March 23, 2006
Date of Patent:
August 24, 2010
Assignee:
Intel Corporation
Inventors:
Robert J Safranek, Aaron T Spink, Selim Bilgin
Abstract: Some embodiments are directed to circuits comprising first and second PLLs. The first PLL generates a first clock signal based on a reference clock signal. The second PLL generates a second clock signal based on the reference clock signal and is synchronized with the first clock signal.
Abstract: Disclosed herein is a wake-up circuit for a bias input of a circuit such as a slave DLL circuit, to allow it to be placed in a reduced power mode and be “awoken” (brought up to a control bias level) in a sufficiently small enough amount of time. The wake-up circuit couples a bias input node to a voltage level that is higher then the control bias level in response to a wake-up event, and then it couples the control bias node to the bias input node in response to their voltage levels being sufficiently close to one another.
Type:
Grant
Filed:
September 29, 2007
Date of Patent:
June 29, 2010
Assignee:
Intel Corporation
Inventors:
Jacob S. Schneider, Navneet Dour, Harishankar Sridharan
Abstract: A processing device includes a Phase Locked Loop (PLL) system with an adjustable power supply designed to track the power supply provided to one or more of the cores in the processor device. The PLL no longer operates at a fixed voltage level that is held constant and independent from the requested core frequency or the core digital voltage, but rather the power supply to the phase locked loop is adjusted along with the main power supply to the processor core.
Type:
Grant
Filed:
March 22, 2007
Date of Patent:
May 25, 2010
Assignee:
Intel Corporation
Inventors:
Nasser A. Kurd, Chaodan Deng, Thomas P. Thomas