Patents Assigned to Actel Corporation
-
Patent number: 7884636Abstract: A method for single event transient filtering in an integrated circuit device is described. The device comprises three sequential elements, each having a data input and a data output with each of the three data outputs coupled to one of three inputs of a voting gate. The method comprises generating first and second nominally equivalent logic signals in first and second SET domains, converting the first and second nominally equivalent logic signals into first, second and third nominally equivalent data channels, and transmitting the first, second and third nominally equivalent data channels to the data inputs of the first, second and third sequential elements.Type: GrantFiled: July 1, 2010Date of Patent: February 8, 2011Assignee: Actel CorporationInventors: Sana Rezgui, John McCollum, Jih-Jong Wang
-
Patent number: 7884640Abstract: A programmable logic device (PLD) with a plurality of programmable regions is disclosed. Some of the programmable regions have switch power or ground supplies to allow them to be put into a low-power state in one or more low-power modes. At least one of the programmable regions always remains on during the low-power modes to enable the user to design custom PLD power management logic that may be placed in the always-on programmable region.Type: GrantFiled: December 19, 2008Date of Patent: February 8, 2011Assignee: Actel CorporationInventors: Jonathan W Greene, Gregory Bakker, Vidyadhara Bellippady, Volker Hecht, Theodore Speers
-
Patent number: 7872497Abstract: A fast, flexible carry scheme for use in clustered field programmable gate array architectures is described. Each cluster has a cluster carry input node, a cluster carry output node, a cluster carry output circuit having an output coupled to the cluster carry output node, a first input coupled to the cluster carry input node, and a second input and a plurality of logic modules each comprising a logic function generator circuit coupled to a carry circuit. The logic modules are coupled in a series carry arrangement between the cluster carry input node and the second input of the cluster carry output circuit such that the least significant bit of an arithmetic logic circuit can be programmably placed in any of the logic modules.Type: GrantFiled: December 23, 2009Date of Patent: January 18, 2011Assignee: Actel CorporationInventor: William C. Plants
-
Patent number: 7859302Abstract: A programmable system-on-a-chip integrated circuit device includes a programmable logic block, at least one user non-volatile memory block, and voltage-measuring and control analog and digital circuits on a single semiconductor integrated circuit chip or a flip chip, face-to-face, or other multiple die configuration. The programmable system-on-a-chip integrated circuit with voltage-measuring, current-measuring and control circuitry performs voltage measurement and control functions and can be used to control and monitor external power supplies connected to external loads.Type: GrantFiled: September 8, 2009Date of Patent: December 28, 2010Assignee: Actel CorporationInventors: Rabindranath Balasubramanian, Gregory Bakker
-
Patent number: 7839681Abstract: A flash memory cell includes a p-channel flash transistor having a source, a drain, a floating gate, and a control gate, an n-channel flash transistor having a source, a drain coupled to the drain of the p-channel flash transistor, a floating gate, and a control gate, a switch transistor having a gate coupled to the drains of the p-channel flash transistor and the n-channel flash transistor, a source, and a drain, and an n-channel assist transistor having a drain coupled to the drains of the p-channel flash transistor and the n-channel flash transistor, a source coupled to a fixed potential, and a gate.Type: GrantFiled: December 12, 2008Date of Patent: November 23, 2010Assignee: Actel CorporationInventors: Zhigang Wang, Fethi Dhaoui, Michael Sadd, John McCollum, Frank Hawley
-
Patent number: 7838944Abstract: A non-volatile programmable memory cell suitable for use in a programmable logic array includes a non-volatile MOS transistor of a first conductivity type in series with a volatile MOS transistor of a second conductivity type. The non-volatile MOS transistor may be a floating gate transistor, such as a flash transistor, or may be another type of non-volatile transistor such as a floating charge-trapping SONOS, MONOS transistor, or a nano-crystal transistor. A volatile MOS transistor, an inverter, or a buffer may be driven by coupling its gate or input to the common connection between the non-volatile MOS transistor and the volatile MOS transistor.Type: GrantFiled: March 25, 2008Date of Patent: November 23, 2010Assignee: Actel CorporationInventors: Fethi Dhaoui, John McCollum, Frank Hawley, Leslie Wilkinson
-
Patent number: 7830173Abstract: An integrated circuit including a programmable logic array with a plurality of logic cells and programmable interconnections to receive input signals and to perform logical functions to transmit output signals. The integrated circuit may also include megacells comprising a plurality of functional blocks receiving inputs and transmitting outputs. The integrated circuit may also include a programmable interconnections subsystem to cascade the megacells. The megacells are coupled to the programmable logic array.Type: GrantFiled: March 10, 2009Date of Patent: November 9, 2010Assignee: Actel CorporationInventors: Peter M. Pani, Benjamin S. Ting
-
Patent number: 7816946Abstract: A flip-flop for use in a field programmable gate array integrated circuit device is disclosed. The flip-flop comprises a data output terminal coupled to a first programmable routing element, a data input terminal coupled to a second programmable routing element, and a clock input terminal, wherein a signal appearing at the data output terminal in response to a signal applied to the clock input terminal has the opposite logical polarity with respect to the corresponding logical signal applied to the data input terminal.Type: GrantFiled: January 28, 2009Date of Patent: October 19, 2010Assignee: Actel CorporationInventors: Volker Hecht, Fei Li, Jonathan W. Greene
-
Patent number: 7804321Abstract: An FPGA architecture includes multiplexers having non-volatile switches having control gates coupled to word lines W, each word line associated with a row, the switches connecting to wiring tracks through buffers having a controllable ground connection NGND, at least some of the switches being a tie-off switch coupleable to one of a plurality of bitlines B, each bitline associated with column.Type: GrantFiled: September 5, 2008Date of Patent: September 28, 2010Assignee: Actel CorporationInventors: Jonathan W. Greene, John McCollum, Volker Hecht
-
Patent number: 7772874Abstract: A method for single event transient filtering in an integrated circuit device is described. The device comprises three sequential elements, each having a data input and a data output with each of the three data outputs coupled to one of three inputs of a voting gate. The method comprises generating first and second nominally equivalent logic signals in first and second SET domains, converting the first and second nominally equivalent logic signals into first, second and third nominally equivalent data channels, and transmitting the first, second and third nominally equivalent data channels to the data inputs of the first, second and third sequential elements.Type: GrantFiled: January 12, 2009Date of Patent: August 10, 2010Assignee: Actel CorporationInventors: Sana Rezgui, John McCollum, Jih-Jong Wang
-
Patent number: 7772879Abstract: A logic module for an FPGA includes a LUT formed from an N-level tree of 2:1 multiplexers. Each of the N inputs to the LUT is connected to the select inputs of the multiplexers in one level of the tree. Each of the data inputs at the leaves of the tree is driven by a configuration memory cell that produces either a logic 0 or a logic 1. The output of the single multiplexer at the last level of the tree forms a Y output and is coupled to one input of an XOR gate and to the select input of a two-input carry multiplexer. The 0 input of the carry multiplexer is coupled to a G input. A CI input is coupled to the other input of the XOR gate and to the 1 input of the carry multiplexer.Type: GrantFiled: April 11, 2008Date of Patent: August 10, 2010Assignee: Actel CorporationInventors: Wenyi Feng, Jonathan Greene
-
Patent number: 7774665Abstract: An apparatus for interfacing a phase locked loop in a field programmable gate array. The apparatus comprising a phase locked loop cluster. The phase locked loop further comprising a plurality of RT modules, a plurality of RO modules, at least one TY module, a plurality of receiver modules and at least one buffer module. A phase locked loop selectively coupled to the RT modules, the RO modules, the TY modules, the receiver modules and at least one buffer module in the phase locked loop cluster.Type: GrantFiled: August 26, 2008Date of Patent: August 10, 2010Assignee: Actel CorporationInventors: Wei-Min Kuo, Donald Y. Yu
-
Patent number: 7768056Abstract: An isolated-nitride-region non-volatile memory cell is formed in a semiconductor substrate. Spaced-apart source and drain regions are disposed in the semiconductor substrate forming a channel therebetween. An insulating region is disposed over the semiconductor substrate. A gate is disposed over the insulating region and is horizontally aligned with the channel. A plurality of isolated nitride regions are disposed in the insulating region and are not in contact with either the channel or the gate.Type: GrantFiled: June 13, 2005Date of Patent: August 3, 2010Assignee: Actel CorporationInventor: John McCollum
-
Patent number: 7768810Abstract: In an integrated circuit, a radiation tolerant static random access memory device comprising a first inverter having an input and an output, a second inverter having an input and an output. A first resistor is coupled between the output of the first inverter and the input of the second inverter. A second resistor is coupled between the output of the second inverter and the input of the first inverter. A first write transistor is coupled to the output of the first inverter and has a gate coupled to a source of a first set of write-control signals and a second write transistor is coupled to the output of the second inverter and has a gate coupled to said source of a second set of write-control signals. Finally, a pass transistor has a gate coupled to the output of on of the first and second inverters.Type: GrantFiled: December 29, 2008Date of Patent: August 3, 2010Assignee: Actel CorporationInventor: John McCollum
-
Patent number: 7768317Abstract: A radiation-tolerant flash-based FPGA switching element includes a plurality of memory cells each having a memory transistor and a switch transistor sharing a floating gate. Four such memory cells are combined such that two sets of two switch transistors are wired in series and the two sets of series-wired switch transistors are also wired in parallel. The four memory transistors associated with the series-parallel combination of switch transistors are all programmed to the same on or off state. The series combination prevents an “on” radiation-hit fault to one of the floating gates from creating a false connection and the parallel combination prevents an “off” radiation-hit fault to one of the floating gates from creating a false open circuit.Type: GrantFiled: May 21, 2008Date of Patent: August 3, 2010Assignee: Actel CorporationInventors: Fethi Dhaoui, Zhigang Wang, John McCollum, Richard Chan, Vidyadhara Bellippady
-
Patent number: 7755386Abstract: An enhanced performance field programmable gate array integrated circuit comprises a field programmable gate array and other functional circuitry such as a mask-programmable gate array in the same integrated circuit. A circuit interface provides communication between the field programmable gate array, the mask-programmable gate array and the integrated circuit I/O.Type: GrantFiled: April 29, 2008Date of Patent: July 13, 2010Assignee: Actel CorporationInventors: Samuel W. Beal, Sinan Kaptonoglu, Jung-Cheun Lien, William Shu, King W. Chan, William C. Plants
-
Publication number: 20100149873Abstract: A flash memory cell includes a p-channel flash transistor having a source, a drain, a floating gate, and a control gate, an n-channel flash transistor having a source, a drain coupled to the drain of the p-channel flash transistor, a floating gate, and a control gate, a switch transistor having a gate coupled to the drains of the p-channel flash transistor and the n-channel flash transistor, a source, and a drain, and an n-channel assist transistor having a drain coupled to the drains of the p-channel flash transistor and the n-channel flash transistor, a source coupled to a fixed potential, and a gate.Type: ApplicationFiled: December 12, 2008Publication date: June 17, 2010Applicant: ACTEL CORPORATIONInventors: Zhigang Wang, Fethi Dhaoui, Michael Sadd, John McCollum, Frank Hawley
-
Patent number: 7718512Abstract: A metal interconnect structure formed over a substrate in an integrated circuit that traverses a scribe-line boundary between a first die and a second die includes at least one metal interconnect line that traverses the scribe-line boundary. A switch is coupled between the at least one metal interconnect line and the substrate, the switch having a control element coupled to a scribe-cut control line. The control line turns the switch on if the two dice are separated into individual dice and turns the switch off if the two dice are to remain physically connected so that the interconnect line may be used to make connections between circuits on the two dice.Type: GrantFiled: April 3, 2007Date of Patent: May 18, 2010Assignee: Actel CorporationInventor: John McCollum
-
Publication number: 20100100864Abstract: A fast, flexible carry scheme for use in clustered field programmable gate array architectures is described. Each cluster has a cluster carry input node, a cluster carry output node, a cluster carry output circuit having an output coupled to the cluster carry output node, a first input coupled to the cluster carry input node, and a second input and a plurality of logic modules each comprising a logic function generator circuit coupled to a carry circuit. The logic modules are coupled in a series carry arrangement between the cluster carry input node and the second input of the cluster carry output circuit such that the least significant bit of an arithmetic logic circuit can be programmably placed in any of the logic modules.Type: ApplicationFiled: December 23, 2009Publication date: April 22, 2010Applicant: ACTEL CORPORATIONInventor: William C. Plants
-
Patent number: 7701250Abstract: A logic module and flip-flop includes input multiplexers having data inputs coupled to routing resources. A clock multiplexer has inputs coupled to clock resources, and an output. An input-select multiplexer has a first input coupled to the output of an input multiplexer. A flip-flop has a clock input coupled to the output of the clock multiplexer, and a data output coupled to an input of the input-select multiplexer. A logic module has data inputs coupled to the output of the input select multiplexers. A flip-flop multiplexer is coupled to the data input of the flip-flop, and has inputs input coupled to the output of the first input multiplexer, the data output of the logic module, and a third input coupled to routing resources.Type: GrantFiled: January 28, 2009Date of Patent: April 20, 2010Assignee: Actel CorporationInventor: Sinan Kaptanoglu