Patents Assigned to Advanced Micro Devices, Inc.
  • Publication number: 20250147844
    Abstract: Error alert encoding for improved error mitigation is described. In one or more implementations, a system includes a processor configured to receive an encoded signal indicating a type of an error detected in a memory, and output one or more mitigation commands to mitigate the type of the error detected in the memory based on the encoded signal. In one or more implementations, a memory system includes a memory and a buffer. The buffer is configured to output an encoded signal indicating a type of an error detected in the memory.
    Type: Application
    Filed: November 1, 2024
    Publication date: May 8, 2025
    Applicant: Advanced Micro Devices, Inc.
    Inventors: Hing Yan To, Christopher Edward Cox, David Da-Wei Lin
  • Publication number: 20250149428
    Abstract: A method for dimensioning a land grid array pad can include forming an initial landing area of a land grid array pad, wherein the initial landing area is dimensioned to cause at least a majority of a landing surface of one or more socket pins to land off of the initial landing area prior to actuation of one or more sockets including the one or more socket pins. The method can also include forming a final landing area of the land grid array pad, wherein the final landing area is dimensioned to maintain electrical contact with the landing surface of the one or more socket pins after actuation of the one or more sockets including the one or more socket pins. Various other methods and systems are also disclosed.
    Type: Application
    Filed: November 6, 2023
    Publication date: May 8, 2025
    Applicant: Advanced Micro Devices, Inc.
    Inventors: ChangWei Liang, Sanjay Dandia
  • Patent number: 12293456
    Abstract: A method and a processing device for performing rendering are disclosed. The method comprises generating a base hierarchy tree comprising data representing a first object and generating a second hierarchy tree representing a second object comprising shared data of the base hierarchy tree and the second hierarchy tree and difference data. The method further comprises storing the difference data in the memory without storing the shared data, and generating an overlay hierarchy tree comprising the shared data, the difference data, and indication information indicating nodes of the overlay hierarchy tree that comprise the difference data. The method further comprises rendering the first object using the data stored for the base hierarchy tree, and rendering the second object using any one or a combination of the shared data, the difference data, and the indication information.
    Type: Grant
    Filed: November 10, 2023
    Date of Patent: May 6, 2025
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Matthäus G. Chajdas, Konstantin I. Shkurko
  • Patent number: 12293485
    Abstract: A first frame of a video stream rendered at a first resolution is obtained. A second frame of the video stream upscaled to a second higher resolution is also obtained. The first plurality of pixels is upscaled to the second resolution. The upsampling generates upsampled color data for the upsampled first plurality of pixels. The upsampled color data is accumulated with a second set of color data associated with a second plurality of pixels defining the second frame to generate final color data for the upsampled first plurality of pixels. Color data of the second set of color data associated with a pixel lock contributes more to the final color data than corresponding color data of the upsampled color data. The upsampled first plurality of pixels is stored with the final color data as an upscaled frame representing the first frame at the second resolution.
    Type: Grant
    Filed: October 28, 2022
    Date of Patent: May 6, 2025
    Assignees: Advanced Micro Devices, Inc., ATI TECHNOLOGIES ULC
    Inventors: Steven Tovey, Jimmy Stefan Petersson, Thomas Arcila, Zhuo Chen, Stephan Hodes, Colin Riley, Sylvain Daniel Julien Meunier
  • Patent number: 12293092
    Abstract: A method and apparatus of managing memory includes storing a first memory page at a shared memory location in response to the first memory page including data shared between a first virtual machine and a second virtual machine. A second memory page is stored at a memory location unique to the first virtual machine in response to the second memory page including data unique to the first virtual machine. The first memory page is accessed by the first virtual machine and the second virtual machine, and the second memory page is accessed by the first virtual machine and not the second virtual machine.
    Type: Grant
    Filed: December 16, 2022
    Date of Patent: May 6, 2025
    Assignees: Advanced Micro Devices, Inc., ATI Technologies ULC
    Inventors: Lu Lu, Anthony Asaro, Yinan Jiang
  • Publication number: 20250139022
    Abstract: A memory controller includes a command queue stage for storing decoded memory access requests, a first arbiter operable to select first decoded memory access requests for a first pseudo channel from the command queue stage, and a second arbiter operable to select second decoded memory access requests for a second pseudo channel from the command queue stage. Each of the first arbiter and the second arbiter is operable to select a first streak of a first type of accesses, and to change to selecting a second streak of a second type of accesses in response to the first arbiter and the second arbiter meeting a cross mode condition.
    Type: Application
    Filed: September 20, 2024
    Publication date: May 1, 2025
    Applicant: Advanced Micro Devices, Inc.
    Inventors: Kedarnath Balakrishnan, James R. Magro
  • Patent number: 12288581
    Abstract: A data transmission system includes a first integrated circuit. The first integrated circuit includes a first mixing terminal coupled to a first power supply voltage terminal at a point internal to the first integrated circuit, a first return terminal, a first resistor having a first terminal coupled to the first mixing terminal, and a second terminal for providing a first mixed voltage, and a second resistor having a first terminal coupled to the second terminal of the first resistor, and a second terminal coupled to the first return terminal.
    Type: Grant
    Filed: June 30, 2022
    Date of Patent: April 29, 2025
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Aaron D Willey, Karthik Gopalakrishnan, Ramon Mangaser
  • Patent number: 12287739
    Abstract: Address translation is performed to translate a virtual address targeted by a memory request (e.g., a load or memory request for data or an instruction) to a physical address. This translation is performed using an address translation buffer, e.g., a translation lookaside buffer (TLB). One or more actions are taken to reduce data access latencies for memory requests in the event of a TLB miss where the virtual address to physical address translation is not in the TLB. Examples of actions that are performed in various implementations in response to a TLB miss include bypassing level 1 (L1) and level 2 (L2) caches in the memory system, and speculatively sending the memory request to the L2 cache while checking whether the memory request is satisfied by the L1 cache.
    Type: Grant
    Filed: December 9, 2022
    Date of Patent: April 29, 2025
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Jagadish B Kotra, John Kalamatianos
  • Patent number: 12288313
    Abstract: Systems and techniques provide for low-latency, full-frequency noise filtering of images through the use of an image-scaling-based filtering technique, or “multiscale filtering technique”, that can provide filtering for low, medium, and/or high frequencies for one or more components of an image, such that the different resolution scales at each level of the multiscale filtering technique provides a larger receptive field for a denoising process employed at each level than a conventional denoising framework. This multiscale filtering includes receiving an input image to be filtered and then performing a multiscale filtering process in which an input image is, at different resolution scales, denoised, downscaled, upscaled, and fused with a result of a lower resolution scale, to generate a filtered image. This may include temporarily buffering intermediate image data for some of the resolution scales at a memory using direct memory access (DMA) operations.
    Type: Grant
    Filed: December 24, 2021
    Date of Patent: April 29, 2025
    Assignee: Advanced Micro Devices, Inc.
    Inventors: YongMei Dong, Hui Zhou, ZhongFei Dong, Tsung-Han Chiang
  • Patent number: 12287753
    Abstract: A link controller includes a Peripheral Component Interconnect Express (PCIe) physical layer circuit for coupling to a communication link and providing a data path over the communication link, a first data link layer controller which operates according to a PCIe protocol, and a second data link layer controller which operates according to a non-PCIe protocol. A multiplexer-demultiplexer selectively connects both data link layer controllers to the PCIe physical layer circuit. A protocol translation circuit is coupled between the multiplexer-demultiplexer and the second data link layer controller, the protocol translation circuit receiving traffic data from the second data link layer controller in a non-PCIe format, encapsulating the non-PCIe format in a PCIe format, and passing traffic data to the multiplexer-demultiplexer circuit.
    Type: Grant
    Filed: June 30, 2023
    Date of Patent: April 29, 2025
    Assignees: ATI Technologies ULC, Advanced Micro Devices, Inc
    Inventors: Gordon Caruk, Maurice B. Steinman, Gerald R. Talbot, Joseph D. Macri
  • Publication number: 20250130844
    Abstract: A security framework for virtual machines is described. In one or more implementations, a hardware platform comprises physical computer hardware, the physical computer hardware including one or more processing units and one or more memories. The system also includes a virtual machine monitor configured to virtualize the physical computer hardware of the hardware platform to instantiate a plurality of framework-secure virtual machines. Further, the system includes a root framework-secure virtual machine instantiated by the virtual machine monitor. In accordance with the described techniques, the root framework-secure virtual machine is configured to control access to the hardware platform by the framework-secure virtual machines instantiated by the virtual machine monitor.
    Type: Application
    Filed: October 24, 2024
    Publication date: April 24, 2025
    Applicant: Advanced Micro Devices, Inc.
    Inventors: Reshma Lal, David A. Kaplan, Jelena Ilic
  • Publication number: 20250130794
    Abstract: The disclosed processing circuit can perform an operation with a first operand having a first number format and a second operand having a second number format by directly using the first operand in the first number format and the second operand in the second number format to produce an output result. Various other methods, systems, and computer-readable media are also disclosed.
    Type: Application
    Filed: December 28, 2023
    Publication date: April 24, 2025
    Applicant: Advanced Micro Devices, Inc.
    Inventors: Shubh Shah, Ashutosh Garg, Bin He, Michael Mantor, Shubra Marwaha, Subramaniam Maiyuran
  • Publication number: 20250130936
    Abstract: A memory controller includes a command queue stage, an arbitration stage, and a dispatch queue. The command queue stage stores decoded memory access requests. The arbitration stage is operable to select first and second memory commands from the command queue stage for first and second pseudo-channels, respectively, using a shred resource. The dispatch queue has first and second upstream ports for receiving the first and second memory commands, and a downstream port for conducting first data of the first memory commands time-multiplexed with second data of the second memory commands.
    Type: Application
    Filed: March 28, 2024
    Publication date: April 24, 2025
    Applicant: Advanced Micro Devices, Inc.
    Inventors: James R. Magro, Kedarnath Balakrishnan
  • Publication number: 20250130774
    Abstract: The disclosed circuit can interpret a bit sequence as a value based on one of multiple floating point number formats in a bias mode indicated by a bias mode indicator. The circuit can and perform an operation using the value in the bias mode. Various other methods, systems, and computer-readable media are also disclosed.
    Type: Application
    Filed: December 22, 2023
    Publication date: April 24, 2025
    Applicant: Advanced Micro Devices, Inc.
    Inventors: Shubh Shah, Ashutosh Garg, Bin He, Michael Mantor, Shubra Marwaha, Subramaniam Maiyuran
  • Publication number: 20250130958
    Abstract: Root-trusted guest memory page management is described. A root-trusted guest is loaded by a hardware platform and authenticated. The root-trusted guest is configured to manage memory operations of different guests via special privileges that permit the root-trusted guest to execute memory operations using a guest's private memory page. To do so, a guest page table includes a novel “T-bit” in each entry, which indicates whether the root-trusted guest or a different guest owns the associated memory page. Each entry in the guest page table for the root-trusted guest additionally includes a “C-bit” that indicates whether the corresponding memory page is a protected page. Combined C-bit and T-bit values for a page table entry dictate whether operations performed as part of handling a guest's memory request are offloaded from the hardware platform to the root-trusted guest.
    Type: Application
    Filed: October 24, 2024
    Publication date: April 24, 2025
    Applicant: Advanced Micro Devices, Inc.
    Inventors: Reshma Lal, David A. Kaplan, Jelena Ilic
  • Publication number: 20250130767
    Abstract: The disclosed circuit can select micro-operations specifically for converting a value in a first number format to a second number format. The circuit can include micro-operations for various conversions between different number formats, including number formats of different floating-point precisions. Various other methods, systems, and computer-readable media are also disclosed.
    Type: Application
    Filed: October 21, 2024
    Publication date: April 24, 2025
    Applicant: Advanced Micro Devices, Inc.
    Inventors: Shubh Shah, Ashutosh Garg, Bin He, Michael Mantor, Shubra Marwaha, Subramaniam Maiyuran
  • Publication number: 20250130769
    Abstract: The disclosed circuit is configured to round a value in a first number format using a random value. Using the rounded value, the circuit can convert the rounded value to a second number format that has a lower precision than a precision of the first number format. Various other methods, systems, and computer-readable media are also disclosed.
    Type: Application
    Filed: December 22, 2023
    Publication date: April 24, 2025
    Applicant: Advanced Micro Devices, Inc.
    Inventors: Shubh Shah, Ashutosh Garg, Bin He, Michael Mantor, Shubra Marwaha, Subramaniam Maiyuran
  • Publication number: 20250133133
    Abstract: Embodiments herein describe creating multiple packet fragments from a large data chunk that, for example, exceeds a maximum transmission unit (MTU) supported by a network. In one embodiment, a network interface controller or card (NIC) receives a direct memory access (DMA) from a connected host to transmit an IP packet or data using remote direct memory access (RDMA) technologies. The NIC can evaluate the data chunk associated with the DMA request and determine whether it exceeds the MTU for the network. Assuming it does, the NIC determines how many fragments to divide the data chunk into, and can fragment any portion of the data at flexible packet/payload offsets. The NIC can then retrieve the data chunk from host memory fragment-by-fragment, rather than reading the data chunk all at once, generating headers for the fragments, and then transmit them as packet fragments.
    Type: Application
    Filed: October 19, 2023
    Publication date: April 24, 2025
    Applicant: Advanced Micro Devices, Inc.
    Inventors: Raghava SIVARAMU, Vipin JAIN, Rajshekhar BIRADAR
  • Publication number: 20250130715
    Abstract: A system includes memory hardware including a memory and a processing-in-memory component. A system includes a host including at least one core. A system includes a memory controller including a scheduling system. The scheduling system transforms an all-bank processing-in-memory command into multiple masked processing-in-memory commands. The scheduling system also schedules the multiple masked processing-in-memory commands to the processing-in-memory component.
    Type: Application
    Filed: October 18, 2023
    Publication date: April 24, 2025
    Applicant: Advanced Micro Devices, Inc.
    Inventors: Vignesh Adhinarayanan, Shaizeen Dilawarhusen Aga
  • Patent number: 12282439
    Abstract: Systems, apparatuses, and methods for performing efficient memory accesses for a computing system are disclosed. When a memory controller in a computing system determines a threshold number of memory access requests have not been sent to the memory device in a current mode of a read mode and a write mode, a first cost corresponding to a latency associated with sending remaining requests in either the read queue or the write queue associated with the current mode is determined. If the first cost exceeds the cost of a data bus turnaround, the cost of a data bus turnaround comprising a latency incurred when switching a transmission direction of the data bus from one direction to an opposite direction, then a second cost is determined for sending remaining memory access requests to the memory device. If the second cost does not exceed the cost of the data bus turnaround, then a time for the data bus turnaround is indicated and the current mode of the memory controller is changed.
    Type: Grant
    Filed: November 20, 2020
    Date of Patent: April 22, 2025
    Assignee: Advanced Micro Devices, Inc.
    Inventors: Guanhao Shen, Ravindra N. Bhargava, Kedarnath Balakrishnan