Patents Assigned to Advanced Micro Devices, Inc.
-
Patent number: 11620224Abstract: Techniques for controlling prefetching of instructions into an instruction cache are provided. The techniques include tracking either or both of branch target buffer misses and instruction cache misses, modifying a throttle toggle based on the tracking, and adjusting prefetch activity based on the throttle toggle.Type: GrantFiled: December 10, 2019Date of Patent: April 4, 2023Assignee: Advanced Micro Devices, Inc.Inventors: Aparna Thyagarajan, Ashok Tirupathy Venkatachar, Marius Evers, Angelo Wong, William E. Jones
-
Patent number: 11619982Abstract: An integrated circuit includes a plurality of tiles receiving a power supply voltage, each having a corresponding analog circuit and operates in response to a first voltage, and a hardware controller receiving a voltage identification code and provides the first voltage to each of the plurality of tiles in response thereto. The hardware controller comprises a test time controller determining coefficients of a waveform that describes an average correspondence between the power supply voltage and the first voltage for the plurality of tiles, and a boot time controller determining a respective error signal indicating an error between the waveform and a respective actual waveform for each of the plurality of tiles, and providing the respective error signal to the corresponding analog circuit of each of the plurality of tiles. The corresponding analog circuit of each of the plurality of tiles adjusts the first voltage according to the respective error signal.Type: GrantFiled: December 28, 2020Date of Patent: April 4, 2023Assignee: Advanced Micro Devices, Inc.Inventors: Miguel Rodriguez, Stephen Victor Kosonocky, Peter T. Hardman
-
Patent number: 11620248Abstract: A system and method for efficient data transfer in a computing system are described. A computing system includes multiple nodes that receive tasks to process. A bridge interconnect transfers data between two processing nodes without the aid of a system bus on the motherboard. One of the multiple bridge interconnects of the computing system is an optical bridge interconnect that transmits optical information across the optical bridge interconnect between two nodes. The receiving node uses photonic integrated circuits to translate the optical information into electrical information for processing by electrical integrated circuits. One or more nodes switch between using an optical bridge interconnect and a non-optical bridge interconnect based on one or more factors such as measured power consumption and measured data transmission error rates.Type: GrantFiled: March 31, 2021Date of Patent: April 4, 2023Assignee: Advanced Micro Devices, Inc.Inventors: Robert E. Radke, Christopher M. Jaggers
-
Publication number: 20230099399Abstract: A method and apparatus for managing a controller includes indicating, by a processor of a first device, to the controller of a second device to enter a second power state from a first power state. The controller of the second device responds to the processor of the first device with a confirmation. The processor of the first device transmits a signal to the controller of the second device to enter the second power state. Upon receiving a wake event, the controller of the second device exits the second device from the second power state to the first power state.Type: ApplicationFiled: September 24, 2021Publication date: March 30, 2023Applicant: Advanced Micro Devices, Inc.Inventors: Alexander J. Branover, Christopher T. Weaver, Indrani Paul, Benjamin Tsien, Mihir Shaileshbhai Doctor, Stephen V. Kosonocky, John P. Petry, Thomas J. Gibney
-
Publication number: 20230096563Abstract: Disclosed is a system and method for use in a cache for suppressing modification of cache line. The system and method includes a processor and a memory operating cooperatively with a cache controller. The memory includes a coherence directory stored within a cache created to track at least one cache line in the cache via the cache controller. The processor instructs a cache controller to store a first data in a cache line in the cache. The cache controller tags the cache line based on the first data. The processor instructs the cache controller to store a second data in the cache line in the cache causing eviction of the first data from the cache line. The processor compares based on the tagging the first data and the second data and suppresses modification of the cache line based on the comparing of the first data and the second data.Type: ApplicationFiled: September 29, 2021Publication date: March 30, 2023Applicant: Advanced Micro Devices, Inc.Inventor: Paul J. Moyer
-
Publication number: 20230097620Abstract: Methods are provided for creating objects in a way that permits an API client to explicitly participate in memory management for an object created using the API. Methods for managing data object memory include requesting memory requirements for an object using an API and expressly allocating a memory location for the object based on the memory requirements. Methods are also provided for cloning objects such that a state of the object remains unchanged from the original object to the cloned object or can be explicitly specified.Type: ApplicationFiled: December 2, 2022Publication date: March 30, 2023Applicants: Advanced Micro Devices, Inc., ATI Technologies ULInventors: Guennadi Riguer, Brian K. Bennett
-
Publication number: 20230102891Abstract: Systems and methods for cache replacement are disclosed. Techniques are described that determine a re-reference interval prediction (RRIP) value of respective data blocks in a cache, where an RRIP value represents a likelihood that a respective data block will be re-used within a time interval. Upon an access, by a processor, to a data segment in a memory, if the data segment is not stored in the cache, a data block in the cache to be replaced by the data segment is selected, utilizing a binary tree that tracks recency of data blocks in the cache.Type: ApplicationFiled: September 29, 2021Publication date: March 30, 2023Applicant: Advanced Micro Devices, Inc.Inventor: Paul J. Moyer
-
Publication number: 20230101748Abstract: Techniques for invalidating cache lines are provided. The techniques include issuing, to a first level of a memory hierarchy, a weak exclusive read request for a speculatively executing store instruction; determining whether to invalidate one or more cache lines associated with the store instruction in one or more memories; and issuing the weak invalidation request to additional levels of the memory hierarchy.Type: ApplicationFiled: September 30, 2021Publication date: March 30, 2023Applicant: Advanced Micro Devices, Inc.Inventor: Paul J. Moyer
-
Publication number: 20230101038Abstract: A method and processing device for accessing data is provided. The processing device comprises a cache and a processor. The cache comprises a first data section having a first cache hit latency and a second data section having a second cache hit latency that is different from the first cache hit latency of the first data section. The processor is configured to request access to data in memory, the data corresponding to a memory address which includes an identifier that identifies the first data section of the cache. The processor is also configured to load the requested data, determined to be located in the first data section of the cache, according to the first cache hit latency of the first data section of the cache.Type: ApplicationFiled: September 29, 2021Publication date: March 30, 2023Applicant: Advanced Micro Devices, Inc.Inventor: Patrick J. Shyvers
-
Publication number: 20230102347Abstract: Systems and methods are disclosed that map quantum circuits to physical qubits of a quantum computer. Techniques are disclosed to generate a graph that characterizes the physical qubits of the quantum computer and to compute the resource requirements of each circuit of the quantum circuits. For each circuit, the graph is searched for a subgraph that matches the resource requirements of the circuit, based on a density matrix. Physical qubits, defined by the matching subgraph, are then allocated to the logical qubits of the circuit.Type: ApplicationFiled: September 30, 2021Publication date: March 30, 2023Applicant: Advanced Micro Devices, Inc.Inventors: Anthony T. Gutierrez, Salonik Resch, Yasuko Eckert, Gabriel H. Loh, Mark Henry Oskin, Vedula Venkata Srikant Bharadwaj
-
Publication number: 20230097562Abstract: Described herein is a technique for performing ray tracing operations. The technique includes encountering, at a non-leaf node, a pointer to a bottom-level acceleration structure having one or more delta instances; identifying an index associated with the pointer, wherein the index identifies an instance within the bottom-level acceleration structure; and obtaining data for the instance based on the pointer and the index.Type: ApplicationFiled: September 28, 2021Publication date: March 30, 2023Applicant: Advanced Micro Devices, Inc.Inventors: Konstantin I. Shkurko, Matthäus G. Chajdas, Michael Mantor
-
Publication number: 20230099806Abstract: Described herein is a technique for performing operations for a bounding volume hierarchy. The techniques include: for a bounding box with quantized orientation, the bounding box being part of a bounding volume hierarchy, rotating a ray according to the quantized orientation to generate a rotated ray; performing an intersection test against the bounding box with the rotated ray; and according to the results of the intersection test, continuing traversal of the bounding volume hierarchy.Type: ApplicationFiled: September 29, 2021Publication date: March 30, 2023Applicant: Advanced Micro Devices, Inc.Inventors: David Ronald Oldcorn, Matthäus G. Chajdas, Michael A. Kern
-
Publication number: 20230097279Abstract: Methods and systems are disclosed for executing operations on single-instruction-multiple-data (SIMD) units. Techniques disclosed perform a dot product operation on input data during one computer cycle, including convolving the input data, generating intermediate data, and applying one or more transitional operations to the intermediate data to generate output data. Aspects described, wherein the input data is an input to a layer of a convolutional neural network and the generated output data is the output of the layer.Type: ApplicationFiled: September 29, 2021Publication date: March 30, 2023Applicant: Advanced Micro Devices, Inc.Inventors: Brian Emberling, Michael Mantor, Michael Y. Chow, Bin He
-
Publication number: 20230096814Abstract: Techniques for performing cache operations are provided. The techniques include tracking re-references for cache lines of a cache, detecting that eviction is to occur, and selecting a cache line for eviction from the cache based on a re-reference indication.Type: ApplicationFiled: September 30, 2021Publication date: March 30, 2023Applicant: Advanced Micro Devices, Inc.Inventor: Paul J. Moyer
-
Publication number: 20230102680Abstract: A memory controller includes a command queue with multiple entry stacks, each with a plurality of entries holding memory access commands, one or more parameter indicators each holding a respective characteristic common to the plurality of entries, and a head indicator designating a current entry for arbitration. An arbiter has a single command input for each entry stack. A command queue loader circuit receives incoming memory access commands and loads entries of respective entry stacks with memory access commands having the respective characteristic of each of the one or more parameter indicators in common.Type: ApplicationFiled: September 30, 2021Publication date: March 30, 2023Applicant: Advanced Micro Devices, Inc.Inventors: Hideki Kanayama, Eric M. Scott
-
Publication number: 20230101640Abstract: Devices and methods for linear addressing are provided. A device is provided which comprises a plurality of components having assigned registers used to store data to execute a program and a power management controller, in communication with the components. The power management controller is configured to send one of a request to remove power to the components and a request to reduce power to the components when it is determined that the components are idle, execute a first process of one of removing power and reducing power to the components and entering a reduced power state when an acknowledgement of the request is received and execute a second process of restoring power to the components when one or more of the components are indicated to be active.Type: ApplicationFiled: September 23, 2021Publication date: March 30, 2023Applicant: Advanced Micro Devices, Inc.Inventors: Mihir Shaileshbhai Doctor, Alexander J. Branover, Benjamin Tsien, Indrani Paul, Christopher T. Weaver, Thomas J. Gibney, Stephen V. Kosonocky, John P. Petry
-
Publication number: 20230093933Abstract: Systems and methods are disclosed that provide low latency augmented reality architecture for camera enabled devices. Systems and methods of communication between system components are presented that use a hybrid communication protocol. Techniques include communications between system components that involve one-way transactions. A hardware message controller is disclosed that controls out-buffers and in-buffers to facilitate the hybrid communication protocol.Type: ApplicationFiled: October 13, 2021Publication date: March 30, 2023Applicant: Advanced Micro Devices, Inc.Inventors: Hui Zhou, Guhan Krishnan, Dong ZhongFei
-
Publication number: 20230096138Abstract: A processing device is provided which includes a processor and a data storage structure. The data storage structure comprises a data storage array comprising a plurality of lines. Each line comprises at least one A latch configured to store a data bit and a clock gater. The data storage structure also comprises a write data B latch configured to store, over different clock cycles, a different data bit, each to be written to the at least one A latch of one of the plurality of lines. The data storage structure also comprises a plurality of write index B latches shared by the clock gaters of the lines. The write index B latches are configured to store, over the different clock cycles, combinations of index bits having values which index one of the lines to which a corresponding data bit is to be stored.Type: ApplicationFiled: September 24, 2021Publication date: March 30, 2023Applicant: Advanced Micro Devices, Inc.Inventor: Patrick J. Shyvers
-
Publication number: 20230098336Abstract: A voltage level-shifting circuit for an integrated circuit includes an input terminal receiving a voltage signal referenced to an input/output (PO) voltage level. A transistor overvoltage protection circuit includes a first p-type metal oxide semiconductor (PMOS) transistor includes a source coupled to the second voltage supply, a gate receiving an enable signal, and a drain connected to a central node. A first n-type metal oxide semiconductor (NMOS) transistor includes a drain connected to the central node, a gate connected to the input terminal, and a source connected to an output terminal. A second NMOS transistor includes a drain connected to the input terminal, a gate connected to the central node, and a source connected to the output terminal.Type: ApplicationFiled: September 28, 2021Publication date: March 30, 2023Applicant: Advanced Micro Devices, Inc.Inventors: Prateek Mishra, Thanapandi G, Jagadeesh Anathahalli Singrigowda, Dhruvin Devangbhai Shah, Girish Anathahalli Singrigowda, Animesh Jain
-
Publication number: 20230102767Abstract: Methods and systems are disclosed for executing a collaborative task in a shader system. Techniques disclosed include receiving, by the system, input data and computing instructions associated with the collaborative task, as well as a configuration setting, causing the system to operate in a takeover mode. The system then launches, exclusively in one workgroup processor, a workgroup including wavefronts configured to execute the collaborative task.Type: ApplicationFiled: September 29, 2021Publication date: March 30, 2023Applicant: Advanced Micro Devices, Inc.Inventors: Brian Emberling, Michael Y. Chow