Patents Assigned to Advanpack Solutions PTE, Ltd.
-
SUBSTRATE STRUCTURE, SEMICONDUCTOR PACKAGE DEVICE, AND MANUFACTURING METHOD OF SEMICONDUCTOR PACKAGE
Publication number: 20130175707Abstract: A substrate structure, a semiconductor package and a manufacturing method of semiconductor package are provided. The substrate structure comprises a conductive structure, an electrical component, a package body and a ring-shaped conductive structure. The conductive structure comprises a first conductive layer and a second conductive layer. The first conductive layer has a lower surface. The second conductive layer and the electrical component are formed on the lower surface of the first conductive layer. The package body encapsulates the conductive structure and the electrical component and has an upper surface. The ring-shaped conductive structure surrounds the conductive structure and the electrical component and is disposed at the edge of the upper surface of the package body to expose the conductive structure.Type: ApplicationFiled: December 19, 2012Publication date: July 11, 2013Applicant: ADVANPACK SOLUTIONS PTE LTD.Inventor: ADVANPACK SOLUTIONS PTE LTD. -
Publication number: 20130161809Abstract: A substrate structure, a semiconductor package device and a manufacturing method of substrate structure are provided. The substrate structure comprises a conductive structure comprising a first metal layer, a second metal layer and a third metal layer. The second metal layer is disposed on the first metal layer. The third metal layer is disposed on the second metal layer. Each of the second metal layer and the third metal layer has a first surface and a second surface opposite to the first surface. The first surface of the third metal layer is connected to the second surface of the second metal layer. The surface area of the first surface of the third metal layer is larger than that of the second surface of the second metal layer. A substrate structure, semiconductor package device, and a manufacturing method of substrate structure are provided. The substrate structure includes a conductive structure, comprising a first metal layer, a second metal layer, and a third metal layer.Type: ApplicationFiled: November 29, 2012Publication date: June 27, 2013Applicant: ADVANPACK SOLUTIONS PTE LTD.Inventor: ADVANPACK SOLUTIONS PTE LTD.
-
Publication number: 20130113099Abstract: A package substrate including a dielectric layer, a first conductive layer, a second conductive layer and a bonding pad is provided. The dielectric layer has a top surface and a bottom surface. The first conductive layer is embedded into the dielectric layer, and a first surface of the first conductive layer is exposed from the top surface and has the same plane with the top surface. The second conductive layer is embedded into the dielectric layer and contacts the first conductive layer, and a second surface of the second conductive layer is exposed from the bottom surface and has the same plane with the bottom surface. The bonding pad is partially or completely embedded into the first conductive layer and the dielectric layer, so that the periphery of the bonding pad is confined within a cavity by the sidewalls of both the first conductive layer and the dielectric layer.Type: ApplicationFiled: October 20, 2012Publication date: May 9, 2013Applicant: ADVANPACK SOLUTIONS PTE LTD.Inventor: ADVANPACK SOLUTIONS PTE LTD.
-
Publication number: 20130020710Abstract: A semiconductor structure and a manufacturing method of the same are provided. The semiconductor structure includes a carrier. The carrier has a first surface and a second surface opposite to the first surface. The carrier includes an inner core layer and an exterior clad layer, and the inner core layer is covered by the exterior clad layer.Type: ApplicationFiled: July 23, 2012Publication date: January 24, 2013Applicant: ADVANPACK SOLUTIONS PTE LTD.Inventors: Jimmy Hwee-Seng Chew, Oviso Dominador Jr. Fortaleza, Kian-Hock Lim, Shoa-Siong Lim
-
Publication number: 20120220118Abstract: A semiconductor device and a manufacturing method thereof are provided. The semiconductor device has an active surface. The semiconductor device includes at least a connecting element and at least a bump. The connecting element is disposed on the activate surface and has a minimum dimension smaller than 100 microns. The bump is disposed on the connecting element and is electrically connected to the active surface by the connecting element. The bump includes a pillar part disposed on the connecting element and a top part disposed at the top of the pillar part. The pillar part has a first dimension and a second dimension both parallel to the active surface. The first dimension is longer than 1.2 times the second dimension. The top part is composed of solder and will melt under the determined temperature. The pillar part will not melt under a determined temperature.Type: ApplicationFiled: May 9, 2012Publication date: August 30, 2012Applicant: ADVANPACK SOLUTIONS PTE LTD.Inventors: Hwee-Seng Jimmy CHEW, Chee Kian ONG
-
Patent number: 8207608Abstract: A semiconductor device and a manufacturing method thereof are provided. The semiconductor device has an active surface. The semiconductor device includes at least a connecting element and at least a bump. The connecting element is disposed on the activate surface and has a minimum dimension smaller than 100 microns. The bump is disposed on the connecting element and is electrically connected to the active surface by the connecting element. The bump includes a pillar part disposed on the connecting element and a top part disposed on the top of the pillar part. The pillar part has a first dimension and a second dimension both parallel to the active surface. The first dimension is longer than 1.2 times the second dimension. The top part is composed of solder and will melt under a pre-determined temperature. The pillar part will not melt under the pre-determined temperature.Type: GrantFiled: October 1, 2007Date of Patent: June 26, 2012Assignee: Advanpack Solutions Pte Ltd.Inventors: Hwee-Seng Jimmy Chew, Chee Kian Ong
-
Publication number: 20120058604Abstract: A conductive carrier having a first surface and a second surface is provided. The conductive trace layer is formed on the second surface of the conductive carrier. A conductive stud layer is formed on the conductive trace layer. A dielectric layer is formed on the conductive layer to encapsulate the conductive trace layer and the conductive stud layer. The conductive stud layer is exposed. A plating conductive layer is formed to envelop the conductive carrier, the dielectric layer and the exposed end of the conductive stud layer. A cavity is formed on the conductive carrier, wherein the conductive trace layer and the dielectric layer are exposed in the cavity. A surface finishing is formed on at least an exposed portion of the conductive stud layer. The plating conductive layer is removed.Type: ApplicationFiled: August 31, 2011Publication date: March 8, 2012Applicant: ADVANPACK SOLUTIONS PTE LTD.Inventors: Hwee-Seng Jimmy Chew, Kian-Hock Lim, Oviso Dominador Fortaleza, JR., Shoa-Siong Raymond Lim
-
Publication number: 20110271902Abstract: The present invention describes two systems (100, 300) for encapsulation of semiconductor dies. Both systems (100, 300) involve attaching an encapsulation spacer (102, 302, 302a, 302b) having one or more apertures (104, 304) on an associated substrate (150) so that a group of chips is located within the aperture (104, 304). The first system (100) involves dispensing encapsulant (103) directly into an aperture. The second system (300) involves attaching an encapsulant delivery layer (350, 351) onto the encapsulation spacer and discharging encapsulant into an aperture via a recessed gate (308).Type: ApplicationFiled: November 17, 2009Publication date: November 10, 2011Applicant: Advanpack Solutions Pte Ltd.Inventors: Amlan Sen, Chin Guan Khaw
-
Publication number: 20110267789Abstract: A semiconductor package, a substrate and a manufacturing method thereof are provided. The substrate comprises a conductive carrier, a first metal layer and a second metal layer. The first metal layer is formed on the conductive carrier and comprises an lead pad having an upper surface. The second metal layer is formed on the first metal layer and comprises a bond pad. The bond pad overlaps and is in contact with the upper surface of the first metal layer. The upper surface of the lead pad is partially exposed. A part of the bond pad overhang outward from the edge of the lead pad.Type: ApplicationFiled: April 28, 2011Publication date: November 3, 2011Applicant: ADVANPACK SOLUTIONS PTE LTD.Inventors: Hwee-Seng Jimmy CHEW, Shoa-Siong Lim, Kian-Hock Lim
-
Publication number: 20100264526Abstract: A semiconductor package and a manufacturing method thereof are provided. The package element has a first insulating layer, and a plurality of holes are disposed on the first surface of the first insulating layer. Besides, a plurality of package traces are embedded in the insulating layer and connected to the other end of the holes. The holes function as a positioning setting for connecting the solder balls to the package traces, such that the signal of the semiconductor chip is connected to the package trace via conductor of the chip, and further transmitted externally via solder ball. The elastic modulus of the material of the first insulating layer is preferably larger than 1.0 GPa.Type: ApplicationFiled: June 29, 2010Publication date: October 21, 2010Applicant: ADVANPACK SOLUTIONS PTE LTD.Inventors: Chew Hwee-Seng Jimmy, Ong Chee Kian, Abd. Razak Bin Chichik
-
Patent number: 7795071Abstract: A semiconductor package and a manufacturing method thereof are provided. The package element has a first insulating layer, and a plurality of holes are disposed on the first surface of the first insulating layer. Besides, a plurality of package traces are embedded in the insulating layer and connected to the other end of the holes. The holes function as a positioning setting for connecting the solder balls to the package traces, such that the signal of the semiconductor chip is connected to the package trace via conductor of the chip, and further transmitted externally via solder ball. The elastic modulus of the material of the first insulating layer is preferably larger than 1.0 GPa.Type: GrantFiled: September 14, 2007Date of Patent: September 14, 2010Assignee: Advanpack Solutions Pte Ltd.Inventors: Chew Hwee-Seng Jimmy, Ong Chee Kian, Abd. Razak Bin Chichik
-
Publication number: 20090291530Abstract: A semiconductor package and a manufacturing method thereof are provided. The package element has a first insulating layer, and a plurality of holes are disposed on the first surface of the first insulating layer. Besides, a plurality of package traces are embedded in the insulating layer and connected to the other end of the holes. The holes function as a positioning setting for connecting the solder balls to the package traces, such that the signal of the semiconductor chip is connected to the package trace via conductor of the chip, and further transmitted externally via solder ball. The elastic modulus of the material of the first insulating layer is preferably larger than 1.0 GPa.Type: ApplicationFiled: August 3, 2009Publication date: November 26, 2009Applicant: ADVANPACK SOLUTIONS PTE LTD.Inventors: Chew Hwee-Seng JIMMY, Ong Chee Kian, Abd. Razak Bin Chichik
-
Publication number: 20090102043Abstract: A semiconductor package and a manufacturing method thereof are provided. The package element has a first insulating layer, and a plurality of holes are disposed on the first surface of the first insulating layer. Besides, a plurality of package traces are embedded in the insulating layer and connected to the other end of the holes. The holes function as a positioning setting for connecting the solder balls to the package traces, such that the signal of the semiconductor chip is connected to the package trace via conductor of the chip, and further transmitted externally via solder ball. The elastic modulus of the material of the first insulating layer is preferably larger than 1.0 GPa.Type: ApplicationFiled: November 26, 2008Publication date: April 23, 2009Applicant: ADVANPACK SOLUTIONS PTE LTD.Inventors: Chew Hwee-Seng Jimmy, Ong Chee Kian, Abd. Razak Bin Chichik
-
Patent number: 7462942Abstract: A die, comprising a substrate and one or more pillar structures formed over the substrate in a pattern and the method of forming the die.Type: GrantFiled: October 9, 2003Date of Patent: December 9, 2008Assignee: Advanpack Solutions Pte LtdInventors: Kim Hwee Tan, Ch'ng Han Shen, Rosemarie Tagapulot, Yin Yen Bong, Ma L. Nang Htoi, Lim Tiong Soon, Shikui Lui, Balasubramanian Sivagnanam
-
Patent number: 7456496Abstract: A chip level package utilizing a CGA is described. A semiconductor chip with pillars is molded in an encapsulant. Solder balls are added and connected to the chip pillars. The final package does not require a first level substrate or interposer and is able to be assembled to the next level as is. An additional embodiment describes the addition of a thermal heat sink to the packaged chip.Type: GrantFiled: May 12, 2005Date of Patent: November 25, 2008Assignee: Advanpack Solutions Pte LtdInventors: Tan Kim Hwee, Roman Perez, Kee Kwang Lau, Alex Chew, Antonio Dimaano
-
Publication number: 20080248610Abstract: The present invention provides a thermal bonding process for chip packaging. In accordance with an aspect of the invention, there is provided an approach to solve the problems caused by the different CTEs between the die and the substrate. It discloses an improved thermal bonding process for forming pillar-shaped interconnection, which controls the thermal expansion of the semiconductor die and the substrate by applying differential heating temperature to the two, thereby minimizing the misalignment between the die and the substrate, overcoming the stresses imposed on the interconnection and allowing more reliable and accurate packaging.Type: ApplicationFiled: April 3, 2007Publication date: October 9, 2008Applicant: Advanpack Solutions Pte LtdInventors: Hwee Seng Chew, Chee Kian Ong, Balasubramanian Sivagnanam
-
Publication number: 20080150561Abstract: A device and a method for testing a semiconductor element, and manufacturing method thereof are provided. The apparatus includes a substrate and a conductive macromolecular elastic structure. The conductive macromolecular elastic structure is disposed on the substrate and defines a receiving space for receiving a conductive bump of the semiconductor element in order to test the semiconductor element.Type: ApplicationFiled: December 26, 2007Publication date: June 26, 2008Applicant: ADVANPACK SOLUTIONS PTE LTD.Inventors: Chew Hwee-Seng Jimmy, Ong Chee Kian, Wang Zhiping, Ma Zhaohui, Abd. Razak Bin Chichik
-
Publication number: 20080150107Abstract: A method for forming semiconductor packages is disclosed. The method involves providing a support substrate and forming at least one conductive layer thereon. The method also includes coupling the at least one conductive layer to a support face of a film substrate for securing the at least one conductive layer to the support face and removing the support substrate from the at least one conductive layer. The at least one interconnector is adhered to the film substrate for forming an interposer. The method further involves bonding a integrated circuit chip to the at least one conductive layer of the interposer and disposing a compound over the support face to thereby encapsulate the integrated circuit chip and the least one conductive layer for forming an encapsulated package therefrom. Portions of the at least one conductive layer is then exposed by removing the film substrate from the encapsulated package.Type: ApplicationFiled: March 6, 2008Publication date: June 26, 2008Applicant: ADVANPACK SOLUTION PTES LTDInventors: Teck Tiong TAN, Hwee Seng Jimmy CHEW, Kok Yeow Eddy LIM, Abd. Razak Bin CHICHIK, Kee Kwang LAU, Chuan Wei WONG
-
Publication number: 20080145967Abstract: A semiconductor package and a manufacturing method thereof are provided. The package element has a first insulating layer, and a plurality of holes are disposed on the first surface of the first insulating layer. Besides, a plurality of package traces are embedded in the insulating layer and connected to the other end of the holes. The holes function as a positioning setting for connecting the solder balls to the package traces, such that the signal of the semiconductor chip is connected to the package trace via conductor of the chip, and further transmitted externally via solder ball. The elastic modulus of the material of the first insulating layer is preferably larger than 1.0 GPa.Type: ApplicationFiled: September 14, 2007Publication date: June 19, 2008Applicant: ADVANPACK SOLUTIONS PTE LTD.Inventors: Hwee-Seng Jimmy Chew, Chee Kian Ong, Bin Chichik Abd. Razak
-
Publication number: 20070284420Abstract: A method for coupling a semiconductor substrate to a receiving substrate is disclosed. The method comprising the step of providing a receiving substrate having at least one receiving pad formed thereon, the at least one receiving pad having a face and a portion substantially extending from the periphery of the face to the receiving substrate. The method also involves the step of providing a semiconductor substrate having at least one bonding pad formed thereon and at least one pillar extending from the at least one bonding pad towards the at least one receiving pad, the at least one pillar having a reflowable and a non-reflowable portion. The method further involves the step of positioning the semiconductor substrate over the receiving substrate for facing the at least one receiving pad towards the at least one pillar, and reflowing the reflowable portion substantially over the face and substantially onto the portion.Type: ApplicationFiled: June 13, 2006Publication date: December 13, 2007Applicant: ADVANPACK SOLUTIONS PTE LTDInventors: Teck Tiong Tan, Hwee Seng Jimmy Chew