Patents Assigned to American Microsystems
-
Patent number: 4438354Abstract: A switched capacitor gain stage (110, 120) having a programmable gain factor. This gain factor is determined by the connection of desired gain determining components (14-17; 25-28) contained within a component array (100, 101). A sample and hold circuit (46) is provided for the storage of the error voltage of the entire gain-integrator stage. This stored error voltage (V.sub.error) is inverted and integrated one time for each integration of the input voltage (V.sub.in), thus eliminating the effects of the inherent offset voltages of the circuit from the output voltage (V.sub.out).Type: GrantFiled: August 14, 1981Date of Patent: March 20, 1984Assignee: American Microsystems, IncorporatedInventors: Yusuf A. Haque, Vikram Saletore, Jeffrey A. Schuler
-
Patent number: 4431986Abstract: A digital to analog converter (100) utilizes a current mirror connected to a reference voltage (V.sub.REF) to generate a constant reference current (I.sub.REF). A voltage divider (R.sub.1 and R.sub.2) is used in conjunction with a plurality of MOS transistors (X.sub.1 -X.sub.N) serving as current mirrors having specific current carrying capabilities which are controlled by selected binary digits (bits) of a digital signal. By the appropriate connection of desired ones of said plurality of MOS transistors, a specific fraction of said reference current is caused to flow through said plurality of MOS transistors. The amount of current flowing through said plurality of MOS transistors generates an output voltage (V.sub.OUT) from the digital to analog converter of this invention. This output voltage may be positive or negative with respect to the reference voltage, thus the output voltage is bipolar.Type: GrantFiled: October 9, 1981Date of Patent: February 14, 1984Assignee: American Microsystems, IncorporatedInventors: Yusuf A. Haque, Vikram Saletore, Jeffrey A. Schuler
-
Patent number: 4431971Abstract: A unique dynamic operational amplifier is constructed utilizing a switched capacitor (25) as the biasing means, wherein the switched capacitor biasing means is capable of effectively doubling the power supply voltage supplied to the dynamic operational amplifier, thus greatly extending the range of the input voltage (V.sub.IN) and output voltage (V.sub.OUT) of the dynamic operational amplifier.Type: GrantFiled: August 17, 1981Date of Patent: February 14, 1984Assignee: American Microsystems, IncorporatedInventor: Yusuf A. Haque
-
Patent number: 4422155Abstract: This invention provides a uniquely designed switched capacitor multiplier/adder (129) which also functions as a digital-to-analog converter in a single subcircuit. The multiplier/adder, in a single operation, multiplies an analog voltage by a binary coefficient, and sums this product with a second analog voltage. The use of this unique subcircuit results in a significant reduction in space requirements for the construction of, for example, a speech synthesis circuit utilizing linear predictive coding over prior art circuits. This reduction in size results in a significant reduction in the manufacturing costs for this circuit over prior art circuits, and additionally allows the option of including on the speech synthesis chip a memory for the storage of binary representations of to-be-synthesized speech patterns.Type: GrantFiled: April 1, 1981Date of Patent: December 20, 1983Assignee: American Microsystems, Inc.Inventors: Gideon Amir, Roubik Gregorian, Ghanshyam Dujari
-
Patent number: 4410904Abstract: A semiconductor READ ONLY MEMORY (ROM) device is constructed by using a series of word lines as a mask during the fabrication of the underlying bit lines. The width of the word lines over each memory cell determines the characteristics of that cell (i.e. programmed or unprogrammed).Type: GrantFiled: October 20, 1980Date of Patent: October 18, 1983Assignee: American Microsystems, Inc.Inventor: Donald L. Wollesen
-
Patent number: 4404525Abstract: An operational amplifier gain stage utilizing switched capacitor resistor equivalent circuits is designed utilizing a delayed clock reference signal (.phi..sub.D, .phi..sub.D) in a unique manner, thereby eliminating the effects of spurious error voltages (E.sub.S) generated when utilizing metal oxide silicon field effect transistors as switches (12, 15, 21, 23, 25). The single remaining MOSFET switch (21) which will contribute a spurious voltage component to the output of the operational amplifier gain stage is designed in such a manner as to minimize the spurious voltage generated during operation of the MOSFET switch. A single dummy switch (31) is utilized to further minimize the spurious voltage generated by this single MOSFET switch.Type: GrantFiled: March 3, 1981Date of Patent: September 13, 1983Assignee: American Microsystems, Inc.Inventors: Gideon Amir, Yusuf Haque, Roubik Gregorian
-
Patent number: 4393351Abstract: An integrator circuit utilizing an operational amplifier (19) and switched capacitor elements (11, 13 and 16) in place of resistors in such a manner as to provide compensation for voltage offsets present in the operational amplifier resulting in an output voltage (V.sub.OUT) free from the effects of voltage offsets inherent in operational amplifiers.Type: GrantFiled: July 27, 1981Date of Patent: July 12, 1983Assignee: American Microsystems, Inc.Inventors: Roubik Gregorian, Glenn Wegner
-
Patent number: 4385286Abstract: In an analog to digital converter circuit for a CODEC a single reference voltage is used for comparing both positive and negative input signals. The circuit comprises a capacitor array to define the decision levels corresponding to the end points of companding elements with the top plates of all capacitors in the array being connected in parallel through a single switch from an incoming analog signal source and to one input of a comparator. The bottom plate of each capacitor is connected to one of a series of three-way switches, all of which have separate terminals connected to the output of a voltage reference, to separate switches on a linear resistor string connected to the voltage reference output, and to ground. All switches are controlled by control logic connected to the comparator output.Type: GrantFiled: July 18, 1980Date of Patent: May 24, 1983Assignee: American Microsystems, Inc.Inventor: Yusuf A. Haque
-
Patent number: 4384274Abstract: An integrated circuit digital to analog converter comprised of MOS current mirrors and utilizing additional MOS devices to provide transmission gates and control means. Each transmission gate 36 is connected to a source of digital data to be converted and the mirroring device for each transmission gate 36 has a channel width with some predetermined proportional relationship to the channels of input transistors 12 and mirroring output MOS transistors 14 to 44 with the input transistor 12 connected to a constant current source, the total output mirroring current of the output mirroring transistors is in quantized analog form and varies according to the cumulative currents from the mirroring MOS transistors as the transistors are activated. The invention may be embodied in linear multiplying, non-linear and companding converters.Type: GrantFiled: September 2, 1980Date of Patent: May 17, 1983Assignee: American Microsystems, Inc.Inventor: Roger A. Mao
-
Patent number: 4377860Abstract: In the present invention, analog voice information is sampled at a first sampling rate, during periods when voice information is to be transmitted at a frequency which provides a digitized voice rate equal to the transmission rate capability of the transmission channel. During periods when both voice and data are to be transmitted, the analog voice information is sampled at a second sampling rate less than the first sampling rate, thus allowing the merged voice and data information to have a total digitized transmission rate equal to the transmission rate capability of the transmission channel.Type: GrantFiled: January 5, 1981Date of Patent: March 22, 1983Assignee: American Microsystems, Inc.Inventor: Vishwas R. Godbole
-
Patent number: 4369564Abstract: A semiconductor memory device is provided comprised of an integrated array of cells formed on a substrate in conjunction with parallel spaced-apart bit lines and conductive word lines that are perpendicular to the bit lines. A plurality of V-shaped recesses are located between and extend perpendicular to adjacent parallel bit lines. Two cells share each recess and each cell includes a VMOS transistor formed by one end portion of the recess and an isolated buried source region located under the adjacent bit line. A channel stop region is located between and isolates the VMOS transistors and their respective buried source regions at opposite ends of each recess. Thus, the VMOS pass gate is shared between adjacent bit lines and bit line capacitance is minimized. Also, the VMOS pass gates are self-aligned to eliminate alignment tolerances and minimize bit line capacitance. The invention also includes an efficient method for producing a semiconductor memory device with such an array of cells.Type: GrantFiled: December 22, 1980Date of Patent: January 25, 1983Assignee: American Microsystems, Inc.Inventor: William R. Hiltpold
-
Patent number: 4370192Abstract: Extremely cold gaseous nitrogen is used as a cooling medium in the highly exothermic reaction between a chemical etch solution and silicon. This greatly increases the throughput of silicon material through the etchant over prior art techniques, particularly where it is desired to maintain the temperature of the etchant solution below 25.degree. C.Type: GrantFiled: October 20, 1980Date of Patent: January 25, 1983Assignee: American Microsystems, Inc.Inventor: Richard F. Cooley
-
Patent number: 4365204Abstract: An integrator circuit utilizing an operational amplifier and switched capacitor elements in place of resistors in such a manner as to provide compensation for voltage offsets present in the operational amplifier resulting in an output voltage free from the effects of voltage offsets inherent in operational amplifiers.Type: GrantFiled: September 8, 1980Date of Patent: December 21, 1982Assignee: American Microsystems, Inc.Inventor: Yusuf A. Haque
-
Patent number: 4350975Abstract: An autozero loop for eliminating offsets in the analog to digital converter section of a voice frequency coder-decoder (CODEC) utilizing an array of capacitors and a linear resistor string. The autozero loop functions with a relatively small time constant to null offsets quickly during the power-up phase of CODEC operation and with a higher time constant after the power-up phase. A dual bandwidth sub-circuit in the loop is connected to a voltage generator and controlled by signals from a logic circuit to operate at different bandwidths and thus provide different offset cancelling feedback signals during the power-up and normal operating phases.Type: GrantFiled: July 18, 1980Date of Patent: September 21, 1982Assignee: American Microsystems, Inc.Inventors: Yusuf A. Haque, Richard W. Blasco
-
Patent number: 4344050Abstract: A switched capacitor filter is designed utilizing two parallel switched capacitor charge pumps. These two, parallel charge pumps operate out of phase with each other, thereby allowing charging of a storage capacitor at a rate equal to twice the clock frequency, thereby decreasing incremental voltage steps during the charging of the storage capacitor.Type: GrantFiled: September 22, 1980Date of Patent: August 10, 1982Assignee: American Microsystems, Inc.Inventor: Kent R. Callahan
-
Patent number: 4335355Abstract: An operational amplifier (10a) comprised of MOSFET elements is disclosed which provides for a variable drive for an output stage that results in lower power dissipation and increased gain factor over comparable circuits using constant bias drive for the output stage. A bias section (14) comprised of complementary MOS elements (24, 26) is connected to a single MOSFET (40) that furnishes constant current to the signal input section of a differential amplifier section (20). The output of this differential amplifier is furnished by one path (70) directly to one complementary MOSFET element (72) of an output stage (18) and by another path (114) to a level shift section (16) which provides an output to a second complementary MOSFET element (80) of the output stage. Thus, the circuit functions under class A-B operation at low power dissipation and provides high open loop gain.Type: GrantFiled: February 13, 1981Date of Patent: June 15, 1982Assignee: American Microsystems, Inc.Inventor: Yusuf A. Haque
-
Patent number: 4331894Abstract: An interpolation or smoothing filter circuit for a switched-capacitor system which transforms the sampled-and-held output signals from a switched-capacitor filter into sampled-and-held signals with a doubled sample rate. The circuit comprises an operational amplifier whose noninverting input lead is connected to a switched capacitor network which receives the sampled-and-held input signals at the normal sample rate. The network includes two separate capacitors controlled by switches operable at two alternating clock phases and connected to provide the desired summation and holding of charges. Feedback leads connected between the amplifier output lead and its noninverting input lead and containing additional capacitors cooperate with the input network to produce an output signal that is sampled-and-held at twice the sample rate of the input signal.Type: GrantFiled: May 29, 1980Date of Patent: May 25, 1982Assignee: American Microsystems, Inc.Inventors: Roubik Gregorian, Toshiro Suzuki
-
Patent number: 4329599Abstract: A switched-capacitor cosine filter for a sampled-data system functions to reject extraneous frequency components of an incoming analog signal around the sampling frequency, thereby avoiding aliasing. The filter comprises an operational amplifier whose inverting input receives input signals through a switched input capacitor controlled by a four-switch network controlled by alternating clock phases and feedback signals from the amplifier output through a feedback capacitor. The transfer function of the circuit provides a zero of transmission at the sampling frequency, thereby eliminating unwanted frequency components. A self-contained version of the cosine filter is provided by the addition of another grounded switched capacitor with appropriately timed switches in the feedback network.Type: GrantFiled: May 29, 1980Date of Patent: May 11, 1982Assignee: American Microsystems, Inc.Inventors: Roubik Gregorian, Toshiro Suzuki
-
Patent number: 4320347Abstract: An operational amplifier is designed to eliminate the effects of inherent voltage affects when used as a voltage comparator, while maintaining a high slew rate and a fast response time by providing a feedback capacitor which can be connected and disconnected between the output terminal and the noninverting current mirror input leg.Type: GrantFiled: October 1, 1980Date of Patent: March 16, 1982Assignee: American Microsystems, Inc.Inventor: Yusuf A. Haque
-
Patent number: 4315223Abstract: An operational amplifier circuit comprised of complementary MOS transistors and having a bias section, a differential amplifier section, a level shift stage and an output stage, provides for frequency compensation using two capacitors. One capacitor, connected between the differential amplifier section and the output stage through a CMOS transmission gate that functions as a resistor, acts as the dominant pole of the transfer function. A second capacitor between the amplifier section output node and a level shift transistor, functions to remove the secondary poles in the transfer function and cause the dominant pole to occur at a higher frequency.Type: GrantFiled: September 27, 1979Date of Patent: February 9, 1982Assignee: American Microsystems, Inc.Inventor: Yusuf A. Haque