Patents Assigned to Analog Devices, Inc.
  • Publication number: 20120013406
    Abstract: A clock system includes a digital phase/frequency detector (DPFD), a buffer, a digitally-controlled oscillator (DCO) including a sigma-delta modulator (SDM), an adder, a first frequency divider. The DPFD may have a first input for a reference input clock, a second input for a feedback signal, the DPFD generating an output representing a difference between the reference input clock and the feedback signal. The buffer may be coupled to the DPFD for accumulating the difference signal over time. The sigma-delta modulator (SDM) may have a control input coupled to the buffer. The adder may have inputs coupled to the (SDM) and a source of an integer control word. The first frequency divider may have an input for a clock signal and a control input coupled to the adder, the DCO generating an output clock signal having an average frequency representing a frequency of the input clock signal divided by (N+F/M), wherein N is determined by the integer control word and F/M is determined by an output of the SDM.
    Type: Application
    Filed: July 19, 2010
    Publication date: January 19, 2012
    Applicant: Analog Devices, Inc.
    Inventors: Dan ZHU, Reuben Pascal Nelson, Timir Raithatha, Wyn Palmer, John Cavey, Ziwei Zheng
  • Publication number: 20120013320
    Abstract: A voltage regulator receives an unregulated DC input voltage supply and provides a regulated DC output voltage. A primary pass element and an external resistor are located in a primary current path through which a load current flows from the input terminal to the output terminal. The voltage regulator includes two control circuits that control the impedances of two pass elements. Power dissipation can be improved and the dropout voltage can be reduced by maintaining the voltage on an internal node of the voltage regulator.
    Type: Application
    Filed: July 16, 2010
    Publication date: January 19, 2012
    Applicant: Analog Devices, Inc.
    Inventor: Brian Moane
  • Patent number: 8098094
    Abstract: An input stage for an instrumentation system may include a resistor coupled between an input terminal and a summing node, and an amplifier arranged to maintain the voltage at the summing node. In anther embodiment, an instrumentation input system may include an input stage to receive a signal to be measured, and a variable gain amplifier having an input coupled to an output of the input stage, wherein the variable gain amplifier comprises two or more gain stages. A variable gain amplifier may include an attenuator having an input and a series of tap points and a series of low-inertia switches to steer outputs from the attenuator to an output terminal.
    Type: Grant
    Filed: July 9, 2009
    Date of Patent: January 17, 2012
    Assignee: Analog Devices, Inc.
    Inventor: Barrie Gilbert
  • Publication number: 20120007207
    Abstract: Apparatus and methods for electronic circuit protection are disclosed. In one embodiment, an apparatus comprises a substrate includes an n-well and a p-well adjacent the n-well. An n-type active area and a p-type active area are disposed in the n-well. The p-type active area, the n-well, and the p-well are configured to operate as an emitter, a base, and a collector of an PNP bipolar transistor, respectively, and the p-type active area surrounds at least a portion of the n-type active area so as to aid in recombining carriers injected into the n-well from the p-well before the carriers reach the n-type active area. The n-well and the p-well are configured to operate as a breakdown diode, and a punch-through breakdown voltage between the n-well and the p-well is lower than or equal to about a breakdown voltage between the p-type active area and the n-well.
    Type: Application
    Filed: February 18, 2011
    Publication date: January 12, 2012
    Applicant: Analog Devices, Inc.
    Inventor: Javier A. Salcedo
  • Publication number: 20120007195
    Abstract: Apparatuses are disclosed, such as those involving integrated circuit packaging. In one embodiment, a chip package includes: an encapsulation having a top surface and a bottom surface facing away from the top surface. The package further includes a leadframe including a plurality of leads. Each of the leads includes an exposed portion exposed through one of edges of the bottom surface of the encapsulation. The exposed portion has a length. At least one of exposed portions positioned along one of the edges of the bottom surface of the encapsulation has a length different from other exposed portions along the edge. The package can also include a dummy pad exposed through a corner of the bottom surface. The configuration can enhance solder joint reliability of the package when the package is attached to a printed circuit board.
    Type: Application
    Filed: August 5, 2010
    Publication date: January 12, 2012
    Applicant: Analog Devices, Inc.
    Inventor: Ying Zhao
  • Publication number: 20120008242
    Abstract: Apparatuses and methods for electronic circuit protection are disclosed. In one embodiment, an apparatus comprises an internal circuit electrically connected between a first node and a second node, and a protection circuit electrically connected between the first node and the second node and configured to protect the internal circuit from transient electrical events. The protection circuit comprises a bipolar transistor having an emitter connected to the first node, a base connected to a third node, and a collector connected to a fourth node. The protection circuit further comprises a first diode electrically connected between the third node and the fourth node, and a second diode electrically connected between the second node and the fourth node. The first diode is an avalanche breakdown diode having an avalanche breakdown voltage lower than or about equal to a breakdown voltage associated with the base and the collector of the bipolar transistor.
    Type: Application
    Filed: July 8, 2010
    Publication date: January 12, 2012
    Applicant: Analog Devices, Inc.
    Inventor: Javier A. Salcedo
  • Patent number: 8093953
    Abstract: An amplifier system with digital adaptive power boost includes a charge pump for providing a power supply to an amplifier. The charge pump may switch between a fixed input DC voltage and a boosted value for a certain period of time in response to an increase in an input signal to the amplifier. The charge pump may use a switching transistor which is switched on only when the input signal to the amplifier exceeds a threshold. The amplifier system may be used for envelope tracking, especially for envelope tracking of low duty cycle signals, e.g., xDSL or vDSL.
    Type: Grant
    Filed: September 24, 2009
    Date of Patent: January 10, 2012
    Assignee: Analog Devices, Inc.
    Inventors: John Pierdomenico, Zoltan Frasch, Charly El-Khoury
  • Publication number: 20120002337
    Abstract: Apparatuses and methods for providing transient electrical event protection are disclosed. In one embodiment, an apparatus comprises a detection and timing circuit, a current amplification circuit, and a clamping circuit. The detection and timing circuit is configured to detect a presence or absence of a transient electrical event at a first node, and to generate a first current for a first duration upon detection of the transient electrical event. The current amplification circuit is configured to receive the first current from the detection and timing circuit and to amplify the first current to generate a second current. The clamping circuit is electrically connected between the first node and a second node and receives the second current for activation. The clamping circuit is configured to activate a low impedance path between the first and second nodes in response to the second current, and to otherwise deactivate the low impedance path.
    Type: Application
    Filed: July 2, 2010
    Publication date: January 5, 2012
    Applicant: Analog Devices, Inc.
    Inventors: Srivatsan Parthasarathy, Javier A. Salcedo
  • Patent number: 8089380
    Abstract: The invention is a novel scheme of calibrating a voltage-mode digital to analog converter using a current-mode digital to analog converter. A DAC system is comprised of a voltage-mode DAC with an R-2R architecture structure and includes a ROM lookup table where calibration codes associated with each of a plurality of input codes are stored. A reference current is scaled with the calibration codes to output a calibration current that induces adjustments in an output voltage to counteract non-linearities that may be induced by resistor mismatch.
    Type: Grant
    Filed: October 22, 2009
    Date of Patent: January 3, 2012
    Assignee: Analog Devices, Inc.
    Inventors: Roderick McLachlan, Samuel Blackburn
  • Patent number: 8089311
    Abstract: A signal amplifier including a transformer with a primary winding and a secondary winding, an oscillator circuit driven by an input signal establishing in the primary winding an oscillating signal amplified by the secondary, and a rectifier circuit responsive to the secondary winding configured to convert the amplified oscillating signal to an amplified version of the input signal.
    Type: Grant
    Filed: January 22, 2008
    Date of Patent: January 3, 2012
    Assignee: Analog Devices, Inc.
    Inventor: Baoxing Chen
  • Patent number: 8085093
    Abstract: The invention is directed to an amplifier including an absolute value circuit. The absolute value circuit may be driven by differential potentials and may include a first pair of transistors modulating a tail current of the amplifier when a differential input voltage goes high, and a second pair of transistors modulating the tail current of the amplifier when a differential input voltage goes low.
    Type: Grant
    Filed: December 2, 2009
    Date of Patent: December 27, 2011
    Assignee: Analog Devices, Inc.
    Inventors: Nathan Carter, JoAnn Close, Vikram Garg
  • Patent number: 8084894
    Abstract: A solid state relay includes: an oscillator circuit responsive to a control signal for generating an a.c. signal; an isolation transformer having a primary winding which forms a part of the tank circuit of the oscillator circuit and a secondary winding; a rectifier responsive to the a.c. signal from the oscillator circuit for providing a d.c. drive signal; and a switch circuit responsive to the drive signal to open and close the relay.
    Type: Grant
    Filed: February 4, 2008
    Date of Patent: December 27, 2011
    Assignee: Analog Devices, Inc.
    Inventor: Baoxing Chen
  • Publication number: 20110304944
    Abstract: Apparatuses and methods for protecting electronic circuits are disclosed. In one embodiment, an apparatus for providing protection from transient signals comprises an integrated circuit, a pad on a surface of the integrated circuit, and a configurable protection circuit within the integrated circuit. The configurable protection circuit is electrically connected to the pad. The configurable protection circuit comprises a plurality of subcircuits arranged in a cascade, and selection of one or more of the plurality of the subcircuits for operation determines at least one of a holding voltage or a trigger voltage of the configurable protection circuit.
    Type: Application
    Filed: June 9, 2010
    Publication date: December 15, 2011
    Applicant: Analog Devices, Inc.
    Inventors: Javier A. Salcedo, David Casey, Graham McCorkell
  • Publication number: 20110306166
    Abstract: Film frame assemblies and apparatus for testing and singulating integrated circuit packages, as well as associated methods for forming a film frame assembly, and testing and singulating integrated circuit packages are disclosed. A plurality of leads on a lead frame are cut to form singulated integrated circuit packages. Apparatus and methods are disclosed for mechanically aligning a set of electrical contacts attached to a contactor body with a plurality of leads on a singulated integrated circuit package.
    Type: Application
    Filed: June 14, 2010
    Publication date: December 15, 2011
    Applicant: Analog Devices, Inc.
    Inventor: Gerard Blaney
  • Publication number: 20110303947
    Abstract: Apparatuses and methods for electronic circuit protection are disclosed. In one embodiment, an apparatus comprises a well having an emitter and a collector region. The well has a doping of a first type, and the emitter and collector regions have a doping of a second type. The emitter region, well, and collector region are configured to operate as an emitter, base, and collector for a first transistor, respectively. The collector region is spaced away from the emitter region to define a spacing. A first spacer and a second spacer are positioned adjacent the well between the emitter and the collector. A conductive plate is positioned adjacent the well and between the first spacer and the second spacer, and a doping adjacent the first spacer, the second spacer, and the plate consists essentially of the first type.
    Type: Application
    Filed: June 9, 2010
    Publication date: December 15, 2011
    Applicant: Analog Devices, Inc.
    Inventors: Javier A. Salcedo, David Casey, Graham McCorkell
  • Patent number: 8078834
    Abstract: A digital signal processor includes a control block configured to issue instructions based on a stored program, and a compute array including two or more compute engines configured such that each of the issued instructions executes in successive compute engines of at least a subset of the compute engines at successive times. The digital signal processor may be utilized with a control processor or as a stand-alone processor. The compute array may be configured such that each of the issued instructions flows through successive compute engines of at least a subset of the compute engines at successive times.
    Type: Grant
    Filed: January 9, 2008
    Date of Patent: December 13, 2011
    Assignee: Analog Devices, Inc.
    Inventor: Douglas Garde
  • Publication number: 20110298643
    Abstract: In one aspect, a method of reducing power consumption in a circuit by adaptive bias current generation of a bias current configured to bias, at least in part, at least one amplifier of the circuit is provided. The method comprises establishing the bias current based, at least in part, on a reference frequency of a reference clock providing a clock signal to at least one component of the circuit, and changing the bias current in response to a change in the reference frequency of the at least one reference clock, the bias current being change non-linearly with respect to the change in the reference frequency of the at least one reference clock. In another aspect, the method comprises establishing the bias current based, at least in part, on a capacitance of a reference capacitor, and changing the bias current in response to a change in the capacitance of the reference capacitor such that the bias current is changed non-linearly with respect to changes in the capacitance of the reference capacitor.
    Type: Application
    Filed: August 17, 2011
    Publication date: December 8, 2011
    Applicant: Analog Devices, Inc.
    Inventor: Ronald A. Kapusta, JR.
  • Patent number: 8072360
    Abstract: The invention is a novel scheme of performing an analog to digital conversion of simultaneous sampled analog inputs using multiple sample and hold circuits and a single successive approximation analog to digital converter (“SAR ADC”). Each of the analog inputs are stored on capacitors in the sample and hold circuits, and the sample and holds are sequentially connected to the capacitor DAC. After the digital conversion of the of the input signals stored on a sample and hold, the connected sample and hold is disconnected and the charge on the DAC is reset before the next sample and hold circuit is connected. The process is repeated until all analog inputs have been converted.
    Type: Grant
    Filed: December 23, 2009
    Date of Patent: December 6, 2011
    Assignee: Analog Devices, Inc.
    Inventors: Eamonn Byrne, Paraic Brannick, Paul Kearney
  • Patent number: 8072205
    Abstract: A peak-to-average measurement system includes an envelope detector to extract the modulation envelope of an input signal having a modulated carrier. The resulting baseband envelope signal is applied to a peak detector and an averaging circuit. In one embodiment, the averaging circuit includes a translinear core to generate a squared signal in response to the envelope signal and an RMS-average circuit to perform the averaging portion of an RMS function. The translinear core may also generate a replicated version of the envelope signal for the peak detector. The use of a common envelope detector for both the peak detector and averaging circuit may provide improved scaling accuracy.
    Type: Grant
    Filed: July 1, 2010
    Date of Patent: December 6, 2011
    Assignee: Analog Devices, Inc.
    Inventors: Sukhjinder Deo, Barrie Gilbert, John Cowles
  • Patent number: 8072614
    Abstract: Methods and devices for calculating the position of a movable device are disclosed. The device may include multiple optical detectors (ODs) and the movable device may include light sources. Optics may be above the ODs. A controller may calculate the position of the light source based on data from the ODs and properties of the optics. The device may be a game console, and the light source may be a game controller. The roles of the OD and light sources may be interchanged. The rotation of the movable device may be determined using multiple light sources and/or multiple ODs on the movable device. The movable device may calculate its position and transmit it to a console. The light sources may be modulated by time or frequency to distinguish between the light sources. There may be two or more movable devices. There may be two or more consoles.
    Type: Grant
    Filed: July 8, 2009
    Date of Patent: December 6, 2011
    Assignee: Analog Devices, Inc.
    Inventor: Shrenik Deliwala