Patents Assigned to Grandis, Inc.
-
Publication number: 20120020159Abstract: A non-volatile static random access memory cell and includes a bistable regenerative circuit coupled to first and second transistors and to first and second non-volatile memory cells. Methods of use include directly transferring a complementary data bit between the non-volatile memory cell and the bistable regenerative circuit. Alternatively, complementary data from the bistable regenerative circuit may be regenerated by a sense amplifier and a second bistable regenerative circuit before being transferred to non-volatile memory cells in a column of memory cells. The bistable regenerative circuit may be reset to ground potential. Applications using the non-volatile SRAM cell with direct read out from the bistable regenerative circuit include a non-volatile flip-flop or non-volatile multiplexer.Type: ApplicationFiled: January 21, 2011Publication date: January 26, 2012Applicant: Grandis, Inc.Inventor: Adrian E. Ong
-
Publication number: 20120012953Abstract: A method and system for providing a magnetic substructure usable in a magnetic device, as well as a magnetic element and memory using the substructure are described. The magnetic substructure includes a plurality of ferromagnetic layers and a plurality of nonmagnetic layers. The plurality of ferromagnetic layers are interleaved with the plurality of nonmagnetic layers. The plurality of ferromagnetic layers are immiscible with and chemically stable with respect to the plurality of nonmagnetic layers. The plurality of ferromagnetic layers are substantially free of a magnetically dead layer-producing interaction with the plurality of nonmagnetic layers. Further, the plurality of nonmagnetic layers induce a perpendicular anisotropy in the plurality of ferromagnetic layers. The magnetic substructure is configured to be switchable between a plurality of stable magnetic states when a write current is passed through the magnetic substructure.Type: ApplicationFiled: November 6, 2010Publication date: January 19, 2012Applicant: GRANDIS, INC.Inventors: Daniel Lottis, Eugene Youjun Chen, Xueti Tang, Steven M. Watts
-
Patent number: 8077501Abstract: A memory cell includes a pair of magnetic tunnel junctions and a pair of associated transistors. The magnetic tunnel junctions of the pair are differentially disposed so that in response to the applied voltages, when one them stores a logic one, the other one stores a logic zero. Accordingly, the read operation margin is increased by a factor of two. The true and complementary bit lines of the differential memory cell are coupled to a sense amplifier. Consequently, the need for using reference bit lines is eliminated.Type: GrantFiled: September 11, 2009Date of Patent: December 13, 2011Assignee: Grandis, Inc.Inventor: Adrian E. Ong
-
Patent number: 8077508Abstract: A circuit includes, in part, a multitude of magnetic random access memory cells, one or more column decoders, one or more row decoders, and a write driver circuit. The write driver circuit is responsive to data signal as well as to read/write signals. During writing of a first data to a selected magnetic random access memory cell, the write driver circuit causes the first signal line to be at a second voltage and the second signal line to be at the first voltage. The second voltage is greater than the first voltage. During writing of a second data to the selected magnetic random access memory cell, the write driver circuit cause the first signal line to be at a third voltage and the second signal line to be at the second voltage. The third voltage is smaller than the first voltage.Type: GrantFiled: August 19, 2009Date of Patent: December 13, 2011Assignee: Grandis, Inc.Inventor: Adrian E. Ong
-
Publication number: 20110299330Abstract: A non-volatile memory array includes a plurality of word-lines and a plurality of columns. One of the columns further includes a bistable regenerative circuit coupled to a first, a second, a third, and a fourth signal lines. The column also includes a non-volatile memory cell having current carrying terminals coupled to the first and second signal lines and a control terminal coupled to one of the plurality of word-lines. The column further includes a first transistor and a second transistor. The first transistor is coupled to the first terminal of the bistable regenerative circuit, and to a fifth signal line. The second transistor has a first current carrying terminal coupled to the second terminal of the bistable regenerative circuit, and a second current carrying terminal coupled to a sixth signal line. The gate terminals of the first and second transistors are coupled to a seventh signal line.Type: ApplicationFiled: October 12, 2010Publication date: December 8, 2011Applicant: Grandis, Inc.Inventor: Adrian E. Ong
-
Patent number: 8072800Abstract: Techniques and magnetic devices associated with a magnetic element that includes a fixed layer having a fixed layer magnetization and perpendicular anisotropy, a nonmagnetic spacer layer, and a free layer having a changeable free layer magnetization and perpendicular anisotropy.Type: GrantFiled: September 15, 2009Date of Patent: December 6, 2011Assignee: Grandis Inc.Inventors: Eugene Youjun Chen, Shengyuan Wang
-
Publication number: 20110273928Abstract: A method and system for providing a magnetic memory are described. The method and system include providing magnetic storage cells, bit lines coupled with the magnetic storage cells, preset lines, and word lines coupled with the magnetic storage cells. Each magnetic storage cell includes magnetic element(s). The bit lines drive write current(s) through selected storage cell(s) of the magnetic storage cells to write to the selected storage cell(s). The preset lines drive preset current(s) in proximity to but not through the selected storage cell(s). The preset current(s) generate magnetic field(s) to orient the magnetic element(s) of the selected storage cell(s) in a direction. The word lines enable the selected storage cell(s) for writing. Either the bit lines reside between the preset lines and the storage cells or the preset lines reside between the storage cells and on a storage cell side of the bit lines.Type: ApplicationFiled: May 5, 2010Publication date: November 10, 2011Applicant: GRANDIS, INC.Inventors: Adrian E. Ong, Xueti Tang
-
Publication number: 20110254585Abstract: A method and system for providing a logic device are described. The logic device includes a plurality of magnetic input/channel regions, at least one magnetic sensor region, and at least one sensor coupled with the at least one magnetic sensor region. Each of the magnetic input/channel regions is magnetically biased in a first direction. The magnetic sensor region(s) are magnetically biased in a second direction different from the first direction such that at least one domain wall resides in the magnetic input/channel regions if the logic device is in a quiescent state. The sensor(s) output a signal based on a magnetic state of the magnetic sensor region(s). The input/channel regions and the magnetic sensor region(s) are configured such that the domain wall(s) may move into the magnetic sensor region(s) in response to a logic signal being provided to at least a portion of the magnetic input regions.Type: ApplicationFiled: April 19, 2011Publication date: October 20, 2011Applicant: GRANDIS, INC.Inventors: Dmytro Apalkov, David Druist
-
Publication number: 20110241141Abstract: A magnetic device including a magnetic element is described. The magnetic element includes a fixed layer having a fixed layer magnetization, a spacer layer that is nonmagnetic, and a free layer having a free layer magnetization. The free layer is changeable due to spin transfer when a write current above a threshold is passed through the first free layer. The free layer is includes low saturation magnetization materials.Type: ApplicationFiled: June 14, 2011Publication date: October 6, 2011Applicants: RENESAS TECHNOLOGY CORPORATION, GRANDIS INC.Inventors: Hide Nagai, Zhitao Diao, Yiming Huai
-
Publication number: 20110210410Abstract: Techniques and device designs associated with devices having magnetically shielded magnetic or magnetoresistive tunnel junctions (MTJs) and spin valves that are configured to operate based on spin-transfer torque switching.Type: ApplicationFiled: May 11, 2011Publication date: September 1, 2011Applicant: GRANDIS INC.Inventors: Yunfei Ding, Zhanjie Li
-
Patent number: 7982275Abstract: A magnetic device including a magnetic element is described. The magnetic element includes a fixed layer having a fixed layer magnetization, a spacer layer that is nonmagnetic, and a free layer having a free layer magnetization. The free layer is changeable due to spin transfer when a write current above a threshold is passed through the first free layer. The free layer is includes low saturation magnetization materials.Type: GrantFiled: August 22, 2007Date of Patent: July 19, 2011Assignees: Grandis Inc., Renesas Technology CorporationInventors: Hide Nagai, Zhitao Diao, Yiming Huai
-
Patent number: 7973349Abstract: Magnetic multilayer structures, such as magnetic or magnetoresistive tunnel junctions (MTJs) and spin valves, having a magnetic biasing layer formed next to and magnetically coupled to the free ferromagnetic layer to achieve a desired stability against fluctuations caused by, e.g., thermal fluctuations and astray fields. Stable MTJ cells with low aspect ratios can be fabricated using CMOS processing for, e.g., high-density MRAM memory devices and other devices, using the magnetic biasing layer. Such multilayer structures can be programmed using spin transfer induced switching by driving a write current perpendicular to the layers. Each free ferromagnetic layer can include two or more layers and may be a multilayered free ferromagnetic stack that includes first and second ferromagnetic layers and a non-magnetic spacer between the first and second ferromagnetic layers.Type: GrantFiled: August 1, 2006Date of Patent: July 5, 2011Assignee: Grandis Inc.Inventors: Yiming Huai, Zhitao Diao, Eugene Youjun Chen
-
Publication number: 20110141802Abstract: A method and system for providing a magnetic memory are described. The method and system include providing a plurality of magnetic storage cells, a plurality of bit lines corresponding to the magnetic storage cells, a plurality of word lines corresponding to the magnetic storage cells, and a common voltage plane coupled with the magnetic storage cells. Each of the magnetic storage cells includes at least one magnetic element and at least one selection device coupled with the magnetic element(s). The magnetic element(s) are programmable using at least one write current driven through the magnetic element(s). The common voltage plane is coupled with the memory cells. The write current(s) flow between the common voltage plane, the magnetic element(s), and at least one of the bit lines.Type: ApplicationFiled: December 15, 2009Publication date: June 16, 2011Applicant: GRANDIS, INC.Inventor: Adrian E. Ong
-
Publication number: 20110140217Abstract: A method and system for providing a magnetic element that can be used in a magnetic memory is disclosed. The magnetic element includes pinned, nonmagnetic spacer, and free layers. The spacer layer resides between the pinned and free layers. The free layer can be switched using spin transfer when a write current is passed through the magnetic element. The free layer includes a first ferromagnetic layer and a second ferromagnetic layer. The second ferromagnetic layer has a very high perpendicular anisotropy and an out-of-plane demagnetization energy. The very high perpendicular anisotropy energy is greater than the out-of-plane demagnetization energy of the second layer.Type: ApplicationFiled: November 3, 2010Publication date: June 16, 2011Applicant: GRANDIS, INC.Inventors: Paul P. Nguyen, Yiming Huai, Eugene Chen
-
Publication number: 20110141804Abstract: A method and system for providing a magnetic junction usable in a magnetic memory are described. The magnetic junction includes first and second pinned layers, first and second nonmagnetic spacer layers, and a free layer. The pinned layers are nonmagnetic layer-free and self-pinned. In some aspects, the magnetic junction is configured to allow the free and second pinned layers to be switched between stable magnetic states when write currents are passed therethrough. The magnetic junction has greater than two stable states. In other aspects, the magnetic junction includes at least third and fourth spacer layers, a second free layer therebetween, and a third pinned layer having a pinned layer magnetic moment, being nonmagnetic layer-free, and being coupled to the second pinned layer. The magnetic junction is configured to allow the free layers to be switched between stable magnetic states when write currents are passed therethrough.Type: ApplicationFiled: February 23, 2011Publication date: June 16, 2011Applicant: Grandis, Inc.Inventors: Dmytro Apalkov, Xueti Tang, Vladimir Nikitin, Alexander A.G. Driskill-Smith, Steven M. Watts, David Druist
-
Patent number: 7957179Abstract: Techniques and device designs associated with devices having magnetically shielded magnetic or magnetoresistive tunnel junctions (MTJs) and spin valves that are configured to operate based on spin-transfer torque switching.Type: GrantFiled: June 27, 2007Date of Patent: June 7, 2011Assignee: Grandis Inc.Inventors: Yunfei Ding, Zhanjie Li
-
Publication number: 20110102948Abstract: A method and system for providing a magnetic junction usable in a magnetic memory are described. The magnetic junction includes first and second pinned layers, first and second nonmagnetic spacer layers, and a free layer. The first pinned layer has a first pinned layer magnetic moment and is nonmagnetic layer-free. The first nonmagnetic spacer layer resides between the first pinned and free layers. The free layer resides between the first and second nonmagnetic spacer layers. The second pinned layer has a second pinned layer magnetic moment and is nonmagnetic layer-free. The second nonmagnetic spacer layer resides between the free and second pinned layers. The first and second pinned layer magnetic moments are antiferromagnetically coupled and self-pinned. The magnetic junction is configured to allow the free layer to be switched between stable magnetic states when a write current is passed through the magnetic junction.Type: ApplicationFiled: October 30, 2009Publication date: May 5, 2011Applicant: GRANDIS, INC.Inventors: Dmytro Apalkov, Vladimir Nikitin, David Druist, Steven M. Watts
-
Publication number: 20110076784Abstract: Techniques for fabricating an array of magnetic elements to form memory and other devices with a high areal density.Type: ApplicationFiled: September 29, 2009Publication date: March 31, 2011Applicant: GRANDIS INC.Inventors: David Druist, Vladimir Nikitin, Dmytro Apalkov
-
Patent number: 7916433Abstract: A method and system for providing a magnetic element are described. The method and system include providing a pinned layer, a barrier layer, and a free layer. The free layer includes a first ferromagnetic layer, a second ferromagnetic layer, and an intermediate layer between the first ferromagnetic layer and the second ferromagnetic layer. The barrier layer resides between the pinned layer and the free layer and includes MgO. The first ferromagnetic layer resides between the barrier layer and the intermediate layer. The first ferromagnetic layer includes at least one of CoFeX and CoNiFeX, with X being selected from the group of B, P, Si, Nb, Zr, Hf, Ta, Ti, and being greater than zero atomic percent and not more than thirty atomic percent. The first ferromagnetic layer is ferromagnetically coupled with the second ferromagnetic layer.Type: GrantFiled: June 15, 2010Date of Patent: March 29, 2011Assignee: Grandis, Inc.Inventors: Yiming Huai, Zhitao Diao, Eugene Youjun Chen
-
Publication number: 20110063897Abstract: A memory cell includes a pair of magnetic tunnel junctions and a pair of associated transistors. The magnetic tunnel junctions of the pair are differentially disposed so that in response to the applied voltages, when one them stores a logic one, the other one stores a logic zero. Accordingly, the read operation margin is increased by a factor of two. The true and complementary bit lines of the differential memory cell are coupled to a sense amplifier. Consequently, the need for using reference bit lines is eliminated.Type: ApplicationFiled: September 11, 2009Publication date: March 17, 2011Applicant: Grandis, Inc.Inventor: Adrian E. Ong