Patents Assigned to Infineon Technologies Austria AG
-
Patent number: 12046989Abstract: During diode emulation mode, a controller controls a magnitude of current supplied by an inductor of a power converter to produce an output voltage that powers a dynamic load. In response to detecting that a magnitude of the current crosses a threshold level, the controller: i) deactivates a first switch such as a low-side switch of the power converter, and ii) starts a timer. The controller monitors a magnitude of the output voltage following deactivation of the first switch. Via the timer, the controller measures a time duration between a time of starting the timer and a trigger event of the output voltage falling below a setpoint reference voltage. In response to the output voltage falling below the setpoint reference, the controller i) selects a setting of a pulse width as a function of the time duration, and ii) activates a second switch, such as a high-side switch of the power converter, for the selected pulse width.Type: GrantFiled: December 21, 2021Date of Patent: July 23, 2024Assignee: Infineon Technologies Austria AGInventors: Ramanjaneya Rachumalla, Paul Sisson
-
Patent number: 12046563Abstract: In an embodiment, a semiconductor wafer is provided that includes a plurality of component positions with scribe line regions located at least one of adjacent to and between the component positions. The component positions include an active device structure. An auxiliary structure is positioned in one or more of the scribe line regions. The auxiliary structure is electrically coupled to an auxiliary contact pad which includes tungsten. The auxiliary structure does not interact with or affect the active device structure in the component positions.Type: GrantFiled: February 2, 2022Date of Patent: July 23, 2024Assignee: Infineon Technologies Austria AGInventor: Oliver Blank
-
Patent number: 12040302Abstract: A transistor package having four terminals includes a semiconductor transistor chip and a semiconductor diode chip. The semiconductor transistor chip includes a control electrode and a first load electrode on a first surface and a second load electrode on a second surface opposite the first surface. The semiconductor diode chip includes a first diode electrode on a first surface and a second diode electrode on a second surface opposite the first surface. The transistor package includes a first terminal electrically connected to the control electrode, a second terminal electrically connected to the first diode electrode, a third terminal electrically connected to the first load electrode and a fourth terminal electrically connected to the second load electrode. At least the first terminal, the second terminal and the third terminal protrude from one side of transistor package. The first terminal is arranged between the second terminal and the third terminal.Type: GrantFiled: November 10, 2021Date of Patent: July 16, 2024Assignee: Infineon Technologies Austria AGInventors: Hyeongnam Kim, Mohamed Imam
-
Patent number: 12034040Abstract: A method for forming a drift region of a superjunction transistor and a superjunction transistor device are disclosed. The method includes forming first regions of a first doping type and second regions of a second type in a semiconductor body such that the first and second regions are arranged alternatingly in the body. The first and second regions are formed by: forming trenches in at least one semiconductor layer; implanting first type dopant atoms and second type dopant atoms into opposing sidewalls of the trenches; filling the trenches with a semiconductor material; and diffusing the dopant atoms in a thermal process so that the first type dopant atoms form the first regions and the second type dopant atoms form the second regions. Each trench has a first width, the trenches are separated by mesa regions each having a second width, and the first width is greater than the second width.Type: GrantFiled: May 26, 2021Date of Patent: July 9, 2024Assignee: Infineon Technologies Austria AGInventors: Hans Weber, Ingo Muri, Daniel Tutuc
-
Patent number: 12029142Abstract: A method of producing a quantum conveyor includes: forming a pair of screening gate electrodes in or on a semiconductor substrate and that extend between a first stationary quantum dot and a second stationary quantum dot, the pair of screening gate electrodes configured to delimit a channel of moveable quantum dots between the first stationary quantum dot and the second stationary quantum dot; forming, via a lithography process, a plurality of first planar transfer electrodes above the semiconductor substrate and that extend transverse to the channel of moveable quantum dots; and forming, via a self-aligned damascene process, a plurality of second planar transfer electrodes laterally interleaved with the first planar transfer electrodes, wherein the first planar transfer electrodes and the second planar transfer electrodes are configured to transfer quantum information between the first stationary quantum dot and the second stationary quantum dot through the channel of moveable quantum dots.Type: GrantFiled: January 18, 2022Date of Patent: July 2, 2024Assignee: Infineon Technologies Austria AGInventors: Wolfram Langheinrich, Claus Dahl
-
Patent number: 12021474Abstract: An example apparatus as discussed herein includes a controller. The controller receives control input indicating how to control operation of a motor. In accordance with the control input, the controller controls a corresponding flow of current through each of multiple windings of the motor. According to one implementation, the controller balances positive demagnetization and negative demagnetization of each of the multiple windings in a respective control cycle.Type: GrantFiled: November 9, 2021Date of Patent: June 25, 2024Assignee: Infineon Technologies Austria AGInventors: Wei Wu, Venkata Anand Prabhala
-
Patent number: 12018387Abstract: A method for fabricating a semiconductor device comprises depositing a TiW layer on a semiconductor substrate, depositing a Ti layer on the TiW layer, depositing a Ni alloy layer on the Ti layer, depositing an Ag layer on the Ni alloy layer, at least partially covering the Ag layer with photoresist, wet etching the Ag layer and the Ni alloy layer, and dry etching the Ti layer and the TiW layer.Type: GrantFiled: January 24, 2022Date of Patent: June 25, 2024Assignee: Infineon Technologies Austria AGInventors: Saurabh Roy, Matteo Dainese, Michael Ehmann, Hiroshi Narahashi, Johanna Schlaminger, Katharina Teichmann, Sigrid Wabnig
-
Patent number: 12014973Abstract: A method includes providing a processed first wafer having front and back sides and including power semiconductor dies implemented within the wafer by processing its front side, each die having a first load terminal at the front side and a second load terminal at the back side; providing an unprocessed second wafer made of an electrically insulating material and having first and second opposing sides; forming a plurality of recesses within the second wafer; filling the plurality of recesses with a conductive material; forming a stack by attaching, prior or subsequent to filling the recesses, the second wafer to the front side of the first wafer, the conductive material electrically contacting the first load terminals of the power semiconductor dies; and ensuring that the conductive material provides an electrical connection between the first side and the second side of the second wafer.Type: GrantFiled: July 6, 2021Date of Patent: June 18, 2024Assignee: Infineon Technologies Austria AGInventors: Andreas Riegler, Christian Fachmann
-
Patent number: 12013162Abstract: A control circuit, a signal conversion circuit and a control method are disclosed. The control circuit includes a controller, which controls a load circuit according to a received input signal; and an enable module, which is connected to the controller and enables the controller on the basis of a frequency of the input signal, wherein the controller is caused to be in an operational state so as to control the load circuit according to the input signal when the frequency is higher than a predetermined threshold, and the controller is caused to be in a sleep state and thus not control the load circuit according to the input signal when the frequency is lower than the predetermined threshold.Type: GrantFiled: September 20, 2021Date of Patent: June 18, 2024Assignee: Infineon Technologies Austria AGInventors: Yao Wang, Hanjie Yin
-
Patent number: 12009745Abstract: An apparatus includes a controller that monitors an error voltage indicating a difference between an output voltage and a setpoint voltage. Based on the monitored error voltage, the controller generates modulation adjustment signals including a frequency adjustment signal and an ON-time adjustment signal. The controller generates a pulse width modulation signal of a first power supply phase in accordance with both the frequency modulation adjustment signal and the ON-time adjustment signal.Type: GrantFiled: June 30, 2021Date of Patent: June 11, 2024Assignee: Infineon Technologies Austria AGInventors: Venkat Sreenivas, Bikiran Goswami, Benjamim Tang, Todd Bellefeuille, Kang Peng
-
Patent number: 12009290Abstract: A semiconductor module is provided that includes a low side switch, a high side switch and a control chip. The low side switch and the high side switch are arranged laterally adjacent one another and coupled by a switch node connector to form a half bridge circuit. The switch node connector includes two or more branches that have an arrangement with respect to the low side switch and to the high side switch and that each have a cross-sectional area.Type: GrantFiled: April 18, 2023Date of Patent: June 11, 2024Assignee: Infineon Technologies Austria AGInventors: Sergey Yuferev, Robert Fehler, Angela Kessler, Gerhard Noebauer, Petteri Palm
-
Patent number: 12002804Abstract: A semiconductor device includes a semiconductor body, a vertical transistor arranged in a first device region of the semiconductor body, and a lateral transistor arranged in a second device region of the semiconductor body. The vertical transistor includes a plurality of drift regions of a first doping type and a plurality of compensation regions of a second doping type complementary to the first doping type. The drift regions and the compensation regions are arranged alternately in a lateral direction of the semiconductor body. The second device region includes a well-like structure of the second doping type surrounding a first semiconductor region of the first doping type. The lateral transistor includes device regions arranged in the first semiconductor region.Type: GrantFiled: October 7, 2020Date of Patent: June 4, 2024Assignee: Infineon Technologies Austria AGInventors: Armin Willmeroth, Franz Hirler, Peter Irsigler
-
Patent number: 12002724Abstract: A power semiconductor module includes a substrate of planar sheet metal including a plurality of islands that are each defined by channels that extend between upper and lower surfaces of the substrate, a first semiconductor die mounted on a first one of the islands, a molded body of encapsulant that covers the metal substrate, fills the channels, and encapsulates the first semiconductor die, a hole in the molded body that extends to a recess in the upper surface of the substrate, and a press-fit connector arranged in the hole such an interior end of the press-fit connector is mechanically and electrically connected to the substrate.Type: GrantFiled: June 16, 2022Date of Patent: June 4, 2024Assignee: Infineon Technologies Austria AGInventors: Wu Hu Li, Raphael Hellwig, Olaf Hohlfeld, Martin Mayer, Ivan Nikitin
-
Patent number: 12003231Abstract: In accordance with an embodiment, a method includes switching on a transistor device by generating a first conducting channel by driving a first gate electrode and, before generating the first conducting channel, generating a second conducting channel by driving a second gate electrode, wherein the second gate electrode is adjacent the first gate electrode in a current flow direction of the transistor device.Type: GrantFiled: December 20, 2019Date of Patent: June 4, 2024Assignee: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Markus Bina, Jens Barrenscheen, Anton Mauder
-
Patent number: 12002739Abstract: A semiconductor device includes a die carrier, a semiconductor die disposed on a main face of the die carrier, the semiconductor die including one or more contact pads, an encapsulant covering at least partially the semiconductor die and at least a portion of the main face of the die carrier, an insulation layer covering the encapsulant, and one or more electrical interconnects, each being connected with one of the one or more contact pads of the semiconductor die and extending through the encapsulant.Type: GrantFiled: February 11, 2021Date of Patent: June 4, 2024Assignee: Infineon Technologies Austria AGInventors: Edward Fuergut, Achim Althaus, Martin Gruber, Marco Nicolas Mueller, Bernd Schmoelzer, Wolfgang Scholz, Mark Thomas
-
Patent number: 12003179Abstract: A power supply includes a storage component to store an output current value representative of a magnitude of output current supplied by an output voltage of a power converter to power a load. The power supply further includes an offset reference generator and a controller. The offset reference generator produces an offset reference signal, the output current value being offset by the offset reference signal. The controller controls generation of the output voltage of the power converter as a function of the offset output current value with respect to a threshold signal (value). Additionally, the controller is configured to detect a startup mode of a power converter operative to convert an input voltage into an output voltage. During the startup mode, the controller: i) produces a threshold signal having a magnitude that varies over time, and ii) controls operation of switches in the power converter as a function of the threshold signal while the power converter is operated in a diode emulation mode.Type: GrantFiled: October 8, 2021Date of Patent: June 4, 2024Assignee: Infineon Technologies Austria AGInventors: Keng Chen, Min Chen, James R. Garrett, Danny Clavette, Charles P. Amirault
-
Patent number: 11996771Abstract: A power semiconductor system includes: a power stage module having one or more power transistor dies attached to or embedded in a first printed circuit board; and an inductor module attached to the power stage module and having an inductor electrically connected to an output node of the power stage module. The inductor includes windings patterned into a second printed circuit board of the inductor module.Type: GrantFiled: December 22, 2022Date of Patent: May 28, 2024Assignee: Infineon Technologies Austria AGInventors: Petteri Palm, Frank Daeche, Zeeshan Umar, Andrew Sawle, Maciej Wojnowski, Xaver Schloegel, Josef Hoeglauer
-
Patent number: 11990748Abstract: An apparatus includes a controller. The controller monitors a magnitude of voltage powering a first dynamic load disposed in a series circuit path of multiple dynamic loads. The controller compares the magnitude of the voltage to a reference voltage. Based on the comparing, the controller controls operation of multiple power converter phases in a power converter to maintain a magnitude of the voltage powering the first dynamic load.Type: GrantFiled: May 17, 2021Date of Patent: May 21, 2024Assignee: Infineon Technologies Austria AGInventors: Kushal Kshirsagar, Prasan Kasturi, Danny Clavette, Darryl Tschirhart
-
Publication number: 20240162205Abstract: A power semiconductor package comprises a leadframe comprising a first die pad, a second die pad and a plurality of external contacts. The first and second die pads are separated by a first gap. A power semiconductor die is arranged on and electrically coupled to a first side of the first die pad. A diode is arranged on and electrically coupled to a first side of the second die pad. A molded body encapsulates the power semiconductor die and the diode, the molded body having a first side, an opposite second side and lateral sides connecting the first and second sides. A second side of the first die pad is exposed from the second side of the molded body. A second side of the second die pad is completely covered by an electrically insulating material.Type: ApplicationFiled: November 10, 2023Publication date: May 16, 2024Applicant: Infineon Technologies Austria AGInventors: Marcus BÖHM, Stefan WÖTZEL, Andreas GRASSMANN, Bernd SCHMOELZER, Uwe SCHINDLER
-
Patent number: 11984416Abstract: A device for controlling trapped ions includes a first semiconductor substrate. A second semiconductor substrate is disposed over the first semiconductor substrate. At least one ion trap is configured to trap ions in a space between the first semiconductor substrate and the second semiconductor substrate. A spacer is disposed between the first semiconductor substrate and the second semiconductor substrate, the spacer including an electrical interconnect which electrically connects a first metal layer structure of the first semiconductor substrate to a second metal layer structure of the second semiconductor substrate.Type: GrantFiled: September 29, 2021Date of Patent: May 14, 2024Assignee: Infineon Technologies Austria AGInventors: Clemens Roessler, Silke Auchter, Martin Gruber, Johanna Elisabeth Roessler