Patents Assigned to Infineon Technologies LLC
-
Publication number: 20220284951Abstract: A semiconductor device that has a semiconductor-oxide-nitride-oxide-semiconductor (SONOS) based non-volatile memory (NVM) array including NVM cells arranged in rows and columns, in which NVM transistors of the NVM cells are configured to store N×analog values corresponding to the N×levels of their drain current (ID) or threshold voltage (VT) levels, digital-to-analog (DAC) function that receives and converts digital signals from external devices, column multiplexor (mux) function that is configured to select and combine the analog value read from the NVM cells, and analog-to-digital (ADC) function that is configured to convert analog results of the column mux function to digital values and output the digital values.Type: ApplicationFiled: May 23, 2022Publication date: September 8, 2022Applicant: Infineon Technologies LLCInventors: Venkatraman Prabhakar, Krishnaswamy Ramkumar, Vineet Agrawal, Long Hinh, Swatilekha Saha, Santanu Kumar Samanta, Michael Amundson, Ravindra M. Kapre
-
Patent number: 11430689Abstract: A semiconducting device utilizing air-gaps for inter-layer insulation and methods of producing the device are described. The device may be produced by forming a sacrificial layer between two structures. A porous membrane layer is then formed over the sacrificial layer. The membrane layer is porous to an etch product, which allows for the subsequent etching of the sacrificial layer leaving an air gap between the device structures and the membrane intact. The device may also include a cap layer formed above the device structures and the membrane.Type: GrantFiled: October 9, 2018Date of Patent: August 30, 2022Assignee: Infineon Technologies LLCInventors: Rinji Sugino, Fei Wang
-
Publication number: 20220268638Abstract: Embodiments of the present disclosure provide a temperature sensor that may be integrated into a memory device along with a 1T1C reference voltage generator to enable the 1T1C reference voltage generator to provide a temperature dependent 1T1C reference voltage to a memory core (e.g., F-RAM memory core) of the memory device. The temperature sensor may detect a temperature of the memory core, and output this information (e.g., as a trim) for use by the 1T1C reference voltage generator in providing a temperature dependent 1T1C reference voltage. In this way, both the P-term and U-term margins of the memory core may be maintained even as a temperature of the memory core increases.Type: ApplicationFiled: March 31, 2021Publication date: August 25, 2022Applicant: Infineon Technologies LLCInventors: Srikanth Machavolu, Sheshadri Sohani, Kapil Jain, Alan D. DeVilbiss
-
Patent number: 11422968Abstract: A method can include, by operation of a host device, initiating a first transaction with at least a first device on a serial bus in synchronism with a clock, the first transaction having a predetermined response latency. The host device can initiate a second transaction on the serial bus in synchronism with the clock signal during the response latency. The first transaction and second transaction can be completed on the serial bus in synchronism with the clock. The serial bus is configured to transmit instruction data identifying transactions, target data identifying a destination for transactions, and data for transactions. Corresponding devices and systems are also disclosed.Type: GrantFiled: September 24, 2020Date of Patent: August 23, 2022Assignee: Infineon Technologies LLCInventors: Clifford Zitlaw, Stephan Rosner
-
Patent number: 11411747Abstract: A device can include a plurality of regions, each region including a plurality of nonvolatile memory cells; a permission store configured to store a set of permission values, including at least one permission value for each region in a nonvolatile fashion; and access control circuits configured to control access to each region according to the permission value for the region, including one or more of requiring authentication to access the region, encrypting data read from the region, and decrypting data for storage in the region. Related methods and systems are also disclosed.Type: GrantFiled: December 14, 2020Date of Patent: August 9, 2022Assignee: Infineon Technologies LLCInventors: Hans Van Antwerpen, Clifford Zitlaw, Stephan Rosner, Yoav Yogev, Sandeep Krishnegowda, Steven Wilson
-
Patent number: 11405026Abstract: Embodiments of the present disclosure provide systems and methods of reducing the EMI effect generated by such analog blocks. By varying the clock frequency in time of oscillators used by such analog blocks, the EMI energy may be spread over a wide spectrum range thereby reducing the peak energy for the main frequency. To achieve this, the oscillator frequency is directly varied using analog mechanisms. The mechanisms may be based on a synchronized method for increasing/decreasing the current that is charging/discharging the oscillator capacitor. The frequency variation may be achieved by analog control of the extra charge/discharge current.Type: GrantFiled: January 29, 2021Date of Patent: August 2, 2022Assignee: Infineon Technologies LLCInventors: Oleg Dadashev, Yoram Betser
-
Publication number: 20220229748Abstract: A storage device can include at least one nonvolatile (NV) memory array that includes a first section having a first physical address range, and a second section having a second physical address range. A nonvolatile fault indication can be set to at least a fault state or a no-fault state. A memory watchdog circuit configured to set the fault indication to the fault state in response to an expiration of a predetermined watchdog period, the watchdog period being reset in response to a defer indication. An address mapping circuit can be configured to, in response to the fault indication having the no fault state, mapping input addresses to the first physical addresses range, and in response to the fault indication having the fault state, mapping the same input addresses to the second physical address range. Corresponding methods and systems are also disclosed.Type: ApplicationFiled: June 23, 2021Publication date: July 21, 2022Applicant: Infineon Technologies LLCInventors: Sergey Ostrikov, Florian Schreiner
-
Patent number: 11374494Abstract: A differential-slope-limiting-switch and method are provided. Generally, the switch includes a first transistor having a first source-drain (SD) and well coupled to a first port of the switch, a gate, and a second SD, and a second transistor having a first SD and well coupled to a second port, a gate, and a second SD coupled to the second SD of the first transistor. A selector-circuit couples the gate of the first transistor to a first current-source when a signal to close the switch is received, and to the first port when it is not received. A second selector-circuit couples the gate of the second transistor to a second current-source when the signal is received, or to the second port. First and second feedback-capacitors couple each gate to the port on opposite sides of the switch and with the current-sources limit a slope of voltage transitions across the closed switch.Type: GrantFiled: March 19, 2020Date of Patent: June 28, 2022Assignee: INFINEON TECHNOLOGIES LLCInventor: Oren Shlomo
-
Patent number: 11367481Abstract: A semiconductor inference device that has a non-volatile memory (NVM) array including NVM cells arranged in rows and columns, in which each NVM cell comprises a charge trapping transistor configured to store one of N×analog values corresponding to N×levels of its drain current (ID) or threshold voltage (VT) levels, representing N×weight values for multiply accumulate (MAC) operations. The semiconductor inference device also includes digital-to-analog (DAC) function and multiplexor (mux) function configured to generate an analog MAC result based on the digital inputs converted results and the weight values read results, and analog-to-digital (ADC) function configured to convert the analog MAC result of the mux function to a digital value. Other embodiments of the semiconductor inference device and related methods and systems are also disclosed.Type: GrantFiled: May 25, 2021Date of Patent: June 21, 2022Assignee: Infineon Technologies LLCInventors: Venkataraman Prabhakar, Krishnaswamy Ramkumar, Vineet Agrawal, Long Hinh, Swatilekha Saha, Santanu Kumar Samanta, Michael Amundson, Ravindra M. Kapre
-
Publication number: 20220108016Abstract: A method can include storing host code executable by a host device in a nonvolatile memory (NVM) device and NVM code executable by the NVM device. The NVM device can validate the integrity of the NVM code in response to predetermined conditions and generate a code integrity value for validating the NVM code. The code integrity value having a size independent of a size of the host code. An authentication code can be sent to the host device that is generated with at least the code integrity value. In response to read requests from the host device, returning at least portions of the host code for execution by the host device. Corresponding devices and systems are also disclosed.Type: ApplicationFiled: December 15, 2020Publication date: April 7, 2022Applicant: Infineon Technologies LLCInventors: Daisuke Nakata, Shinsuke Okada
-
Publication number: 20220107908Abstract: A method can include: receiving a plurality of consecutive commands on a unidirectional command-address (CA) bus input of a discrete nonvolatile memory (NVM) device, the commands being synchronous with a timing clock; for each received command, determining if the command is an express read (NVR) command, if a command is determined to be an NVR command, determining if a next consecutive command is an NVR command, wherein consecutive NVR commands form an NVR command sequence; in response to the no more than the NVR command sequence, accessing read data stored in NVM cells of the NVM device; and driving the read data on parallel data input/outputs (I/Os) of the NVM device in a burst of data values, the data values of the burst being output in synchronism with rising and falling edges of the timing clock; wherein the CA bus input includes a plurality of parallel CA signal inputs. Related memory devices and systems are also disclosed.Type: ApplicationFiled: December 17, 2020Publication date: April 7, 2022Applicant: Infineon Technologies LLCInventors: Clifford Zitlaw, Stephan Rosner, Hans Van Antwerpen, Morgan Andrew Whately
-
Publication number: 20220101904Abstract: A memory device including a reference voltage (VREF) generator and method for operating the same to improve memory sensing margin, and extend operational temperature range and life of the device are disclosed. Generally, the device further includes an array of non-volatile memory cells divided into a plurality of blocks, a sensing circuit coupled to the array to receive and compare memory signals therefrom to the VREF to read data from the cells. The Local reference voltage generator is configured to provide one of a number of reference voltages to the sensing circuit based on which of the blocks is being read. The array can be divided based on row and column addresses of cells in the blocks. Where the cells include 1T1C ferroelectric random access memory (F-RAM) cells, and the reference voltages are selected based on a lowest P-term or highest U-term of the cells in the block being read.Type: ApplicationFiled: December 15, 2020Publication date: March 31, 2022Applicant: Infineon Technologies LLCInventors: Edwin Kim, Alan DeVilbiss, Kapil Jain, Patrick O'Connell, Franklin Brodsky, Shan Sun, Fan Chu
-
Patent number: 11283434Abstract: A system and method for protecting against a voltage glitch are provided. Generally, the system includes a reset-detector coupled to a supply voltage (VCC) and to a power-on-reset (POR) block, and a glitch-detector coupled to VCC and the reset-detector. The reset-detector is operable to provide a signal to the POR block to generate a global-reset-signal when VCC decreases below a minimum and remains low for at least a first time. The glitch-detector is operable to provide a glitch-signal to the reset-detector to cause it to provide the signal to the POR block when VCC decreases below the minimum and remains low for at least a second time, where the second time is less than the first. The reset-detector can further include a retention-circuit operable to recall a glitch-signal was received and signal the POR block when VCC is restored. Other embodiments are also disclosed.Type: GrantFiled: April 27, 2021Date of Patent: March 22, 2022Assignee: Infineon Technologies LLCInventors: Eran Geyari, Oren Shlomo, Yair Sofer, Avri Harush
-
Publication number: 20220069562Abstract: A Universal Serial Bus controller including a Vconn switch having a current controlled architecture, and method for operating the same are provided. Generally, the Vconn switch includes first and second transistors coupled in series between a Vconn terminal and a communication channel (CC) terminal, a replica switch including a source coupled to the Vconn terminal, a replica current generator including a first input coupled to a drain of the replica switch and a second input coupled to a drain of the first transistor, and a resistance control module coupled to an output of the replica current generator and including an output coupled to a gate of the second transistor. The replica current generator is operable to match a current through the replica switch to that supplied through the first and second transistors to the CC terminal, and the resistance control module is operable to control resistance of the Vconn switch.Type: ApplicationFiled: May 20, 2021Publication date: March 3, 2022Applicant: Infineon Technologies LLCInventors: Rajesh Karri, Arun Khamesra
-
Publication number: 20220043745Abstract: Systems, methods, and devices dynamically configure non-volatile memories. Devices include non-volatile memories comprising a plurality of memory regions, each of the plurality of memory regions having a configurable bit density. Devices also include control circuitry configured to retrieve user partition configuration data identifying a plurality of bit densities for the plurality of memory regions, convert a received user address to a plurality of physical addresses based, at least in part, on the plurality of bit densities, compare the user address with the user partition configuration data, and select one of the plurality of physical addresses based, at least in part, on the comparison.Type: ApplicationFiled: December 17, 2020Publication date: February 10, 2022Applicant: Infineon Technologies LLCInventors: Amir Rochman, Ori Tirosh, Yi He, Amichai Givant
-
Publication number: 20220011801Abstract: A resistor network with reduced area and/or improved voltage resolution and methods of designing and operating the same are provided. Generally, the resistor network includes a resistor ladder with a first number (n) of integrated resistors coupled in series between a top and a bottom contact, with one or more contacts coupled between adjacent resistors. A second number of integrated resistors is coupled in parallel between the top and bottom contacts, and a third number of integrated resistors is coupled in series between the second integrated resistors and either the top or the bottom contact. Each of the integrated resistors has a resistance of R, and a voltage developed across each resistor in the resistor ladder is equal to a voltage applied between the top and bottom contacts divided by n. Where the second number is n?1, and the third number is 1, the total number of resistors is 2n.Type: ApplicationFiled: December 7, 2020Publication date: January 13, 2022Applicant: Infineon Technologies LLCInventor: Oren Shlomo
-
Publication number: 20220014180Abstract: A voltage-glitch detection and protection circuit and method are provided. Generally, circuit includes a voltage-glitch-detection-block (GDB) and a system-reset-block coupled to the GDB to generate a reset-signal to cause devices in a chip including the circuit to be reset when a voltage-glitch in a supply voltage (VDD) is detected. The GDB includes a voltage-glitch-detector coupled to a latch. The voltage-glitch-detector detects the voltage-glitch and generates a PULSE to the system-reset-block and latch. The latch receives the PULSE and generates a PULSE_LATCHED signal to the system-reset-block to ensure the reset-signal is generated no matter a width of the PULSE. In one embodiment, the latch includes a filter and a sample and hold circuit to power the latch, and ensure the PULSE_LATCHED signal is coupled to the system-reset-block when a voltage to the GDB or to the latch drops below a minimum voltage due to the voltage-glitch.Type: ApplicationFiled: April 27, 2021Publication date: January 13, 2022Applicant: Infineon Technologies LLCInventor: Oren Shlomo
-
Publication number: 20220014181Abstract: A system and method for protecting against a voltage glitch are provided. Generally, the system includes a reset-detector coupled to a supply voltage (VCC) and to a power-on-reset (POR) block, and a glitch-detector coupled to VCC and the reset-detector. The reset-detector is operable to provide a signal to the POR block to generate a global-reset-signal when VCC decreases below a minimum and remains low for at least a first time. The glitch-detector is operable to provide a glitch-signal to the reset-detector to cause it to provide the signal to the POR block when VCC decreases below the minimum and remains low for at least a second time, where the second time is less than the first. The reset-detector can further include a retention-circuit operable to recall a glitch-signal was received and signal the POR block when VCC is restored. Other embodiments are also disclosed.Type: ApplicationFiled: April 27, 2021Publication date: January 13, 2022Applicant: Infineon Technologies LLCInventors: Eran Geyari, Oren Shlomo, Yair Sofer, Avri Harush
-
Publication number: 20210279200Abstract: A method can include, by operation of a host device, initiating a first transaction with at least a first device on a serial bus in synchronism with a clock, the first transaction having a predetermined response latency. The host device can initiate a second transaction on the serial bus in synchronism with the clock signal during the response latency. The first transaction and second transaction can be completed on the serial bus in synchronism with the clock. The serial bus is configured to transmit instruction data identifying transactions, target data identifying a destination for transactions, and data for transactions. Corresponding devices and systems are also disclosed.Type: ApplicationFiled: September 24, 2020Publication date: September 9, 2021Applicant: Infineon Technologies LLCInventors: Clifford Zitlaw, Stephan Rosner
-
Publication number: 20210281171Abstract: A DC-DC converter including voltage and slope regulation and a method of operating the same are provided. Generally, the converter includes a voltage source to supply an output, a switching-circuit coupled to the voltage sources to control a voltage on the output, and a slope-detector coupled to the switching-circuit and the output to detect a slope of a voltage transition between a first and a second voltage. When the detected slope exceeds a predetermined maximum the slope-detector sends a digital signal to the switching-circuit to intermittently pause the voltage transition to limit the slope to less than the maximum. In one embodiment, the voltage source is a charge-pump, and the switching-circuit includes a logic-gate coupled to the slope-detector to turn the charge-pump ON when the detected slope is less than the maximum, and to turn OFF the charge-pump for a time when the slope exceeds the maximum.Type: ApplicationFiled: September 25, 2020Publication date: September 9, 2021Applicant: Infineon Technologies LLCInventor: Oren Shlomo