Abstract: A paste for forming an interconnect includes a mixture of binder particles, filler particles and flux material, binder particles having a melting temperature that is lower than that of the filler particles, and the proportion of the binder particles and the filler particles being selected such when heat is applied to melt the binder particles the shape of the paste as deposited is substantially retained thereby allowing for the paste to be used for forming interconnect structures.
Abstract: A silver-containing solderable contact on a semiconductor die has its outer edge spaced from the confronting edge of an epoxy passivation layer so that, after soldering, silver ions are not present and are not therefor free to migrate under the epoxy layer to form dendrites.
Type:
Grant
Filed:
November 5, 2004
Date of Patent:
February 5, 2013
Assignee:
International Rectifier Corporation
Inventors:
Martin Standing, Andrew Sawle, Matthew P Elwin, David P Jones, Martin Carroll, Ian Glenville Wagstaffe
Abstract: A semiconductor device package is formed of DBC in which thinned MOSgated and/or diode die are soldered to the bottom of an etched depression in the upper conductive layer. A via in the insulation layer of the DBC is filled with a conductive material to form a resistive shunt. Plural packages may be formed in a DBC card and may be separated individually or in clusters. The individual packages are mounted in various arrays on a support DBC board and heat sink. Integrated circuits may be mounted on the assembly and connected to the die for control of the die conduction.
Abstract: Disclosed herein is an energy storage system and related method. According to one embodiment, such a system comprises a power management system and a plurality of energy banks coupled to the power management system, wherein each of the plurality of energy banks is capable of being independently discharged through the power management system. The power management system is configured to select at least one of the plurality of energy banks to transfer energy between the energy storage system and a machine powered using the energy storage system. According to one embodiment, the method comprises determining an energy transfer requirement of the machine powered by the energy storage system, selecting at least one of the plurality of energy banks for responding to the energy transfer requirement, and transferring energy between the selected energy bank(s) and the machine according to the energy transfer requirement.
Type:
Application
Filed:
July 29, 2011
Publication date:
January 31, 2013
Applicant:
INTERNATIONAL RECTIFIER CORPORATION
Inventors:
Emil Yuming Chao, Charles Chang, Oleg Khaykin
Abstract: According to one embodiment, a smart photovoltaic (PV) panel comprises a plurality of PV cell groups each including at least one PV cell. The smart PV panel also includes at least one serial boost combiner circuit (SBCC) configured to receive an output from the plurality of PV cell groups as inputs. Each SBCC comprises several boost blocks connected in parallel, each of the boost blocks including a switching device and a respective boost block output directly connected to an output node of the SBCC. In addition a corresponding power terminal of each of the switching devices is directly connected to a common ground node of the SBCC. In one embodiment, the smart PV panel also includes a power inverter coupled to the one or more SBCCs and a communication unit interfaced with a local controller.
Abstract: The invention provides semiconductor material (e.g., gallium nitride material) devices (e.g., transistors) and methods associated with the same. The devices may be supported within a package that is formed, in part, of a polymeric material. In other embodiments, the devices may be mounted to a support (e.g., circuit board) and a polymeric material may encapsulate a portion of the device extending from the support.
Type:
Grant
Filed:
June 4, 2008
Date of Patent:
January 22, 2013
Assignee:
International Rectifier Corporation
Inventors:
Isik C. Kizilyalli, Robert J. Therrien, David M. Boulin, Apurva D. Chaudhari
Abstract: According to an exemplary embodiment, a stacked half-bridge power module includes a high side device having a high side power terminal coupled to a high side substrate and a low side device having a low side power terminal coupled to a low side substrate. The high side and low side devices are stacked on opposite sides of a common conductive interface. The common conductive interface electrically, mechanically, and thermally couples a high side output terminal of the high side device to a low side output terminal of the low side device. The high side device and the low side device can each include an insulated-gate bipolar transistor (IGBT) in parallel with a diode.
Abstract: There are disclosed herein various implementations of composite semiconductor devices. In one implementation, such a composite semiconductor device includes a semiconductor on insulator (SOI) substrate including a diode and an insulator layer. The composite semiconductor device also includes a transition body formed over the diode, and a transistor formed over the transition body. The diode is connected across the transistor using through-semiconductor vias, external electrical connectors, or a combination of the two.
Abstract: There are disclosed herein various implementations of nested composite diodes. In one implementation, a nested composite diode includes a primary transistor coupled to a composite diode. The composite diode includes a low voltage (LV) diode cascoded with an intermediate transistor having a breakdown voltage greater than the LV diode and less than the primary transistor. In one implementation, the primary transistor may be a group III-V transistor and the LV diode may be an LV group IV diode.
Abstract: There are disclosed herein various implementations of nested composite switches. In one implementation, a nested composite switch includes a normally ON primary transistor coupled to a composite switch. The composite switch includes a low voltage (LV) transistor cascoded with an intermediate transistor having a breakdown voltage greater than the LV transistor and less than the normally ON primary transistor. In one implementation, the normally on primary transistor may be a group III-V transistor and the LV transistor may be an LV group IV transistor.
Abstract: According to one disclosed embodiment, a power semiconductor package includes an insulated-gate bipolar transistor (IGBT) residing on a package substrate, where the IGBT includes a plurality of solderable front metal (SFM) coated emitter segments situated atop the IGBT and connected to an emitter of the IGBT. The power semiconductor package also includes a conductive clip coupling the plurality of SFM coated emitter segments to an emitter pad on the package substrate. Additionally, the power semiconductor package includes a gate pad on the package substrate coupled to a gate of the IGBT, a collector pad on the package substrate situated under the IGBT and coupled to a collector of the IGBT, and an emitter terminal, a collector terminal and a gate terminal of the package substrate that are routed to the emitter pad, collector pad, and gate pad, respectively.
Abstract: According to an exemplary embodiment, a bondwireless power module includes a common output pad coupling an emitter/anode node of a high side device to a collector/cathode node of a low side device. The bondwireless power module also includes a high side conductive clip connecting a collector of the high side device to a cathode of the high side device, and causing current to traverse through the high side conductive clip to another high side conductive clip in another power module. The bondwireless power module further includes a low side conductive clip connecting an emitter of the low side device to an anode of the low side device, and causing current to traverse through the low side conductive clip to another low side conductive clip in the another power module. The bondwireless power module can be a motor drive inverter module.
Type:
Grant
Filed:
April 18, 2011
Date of Patent:
January 8, 2013
Assignee:
International Rectifier Corporation
Inventors:
Henning M. Hauenstein, Andrea Gorgerino
Abstract: Semiconductor structures comprising a III-nitride (e.g., gallium nitride) material region and methods associated with such structures are provided. In some embodiments, the structures include an electrically conductive material (e.g., gold) separated from certain other region(s) of the structure (e.g., a silicon substrate) by a barrier material in order to limit, or prevent, undesirable reactions between the electrically conductive material and the other component(s) which can impair device performance. In certain embodiments, the electrically conductive material may be formed in a via. For example, the via can extend from a topside of the device to a backside so that the electrically conductive material connects a topside contact to a backside contact. The structures described herein may form the basis of a number of semiconductor devices including transistors (e.g., PET), Schottky diodes, light-emitting diodes and laser diodes, amongst others.
Type:
Grant
Filed:
November 22, 2011
Date of Patent:
January 8, 2013
Assignee:
International Rectifier Corporation
Inventors:
Robert J. Therrien, Jerry W. Johnson, Allen W. Hanson
Abstract: An enhancement mode III-Nitride device has a floating gate spaced from a drain electrode which is programmed by charges injected into the floating gate to form a permanent depletion region which interrupts the 2-DEG layer beneath the floating gate. A conventional gate is formed atop the floating gate and is insulated therefrom by a further dielectric layer. The device is a normally off E mode device and is turned on by applying a positive voltage to the floating gate to modify the depletion layer and reinstate the 2-DEG layer. The device is formed by conventional semiconductor fabrication techniques.
Abstract: The invention provides semiconductor materials including a gallium nitride material layer formed on a silicon substrate and methods to form the semiconductor materials. The semiconductor materials include a transition layer formed between the silicon substrate and the gallium nitride material layer. The transition layer is compositionally-graded to lower stresses in the gallium nitride material layer which can result from differences in thermal expansion rates between the gallium nitride material and the substrate. The lowering of stresses in the gallium nitride material layer reduces the tendency of cracks to form. Thus, the invention enables the production of semiconductor materials including gallium nitride material layers having few or no cracks. The semiconductor materials may be used in a number of microelectronic and optical applications.
Type:
Grant
Filed:
January 27, 2012
Date of Patent:
January 1, 2013
Assignee:
International Rectifier Corporation
Inventors:
T. Warren Weeks, Jr., Edwin L. Piner, Thomas Gehrke, Kevin J. Linthicum
Abstract: A method and circuit are provided for matching the brightness of a plurality of lamps driven by an AC drive current. The method may comprise the steps of: determining a brightness of each of said plurality of lamps, while said plurality of lamps are on, by using a current sensing device; selecting a first lamp having a lowest brightness from said plurality of lamps; and reducing a brightness of a second lamp to match said lowest brightness of the first lamp by interrupting the AC drive current in said scond lamp periodically for a predetermined number of half-cycles of said AC drive current. According to another implementation, a reference brightness maybe selected, or optionally a reference AC current level, and the method may reduce the drive current periodically so as to set the lamp brightness in relation to the reference brightness or optionally the reference AC current level.
Abstract: Gallium nitride material devices and related processes are described. In some embodiments, an N-face of the gallium nitride material region is exposed by removing an underlying region.
Type:
Grant
Filed:
June 20, 2008
Date of Patent:
January 1, 2013
Assignee:
International Rectifier Corporation
Inventors:
Edwin Lanier Piner, Jerry Wayne Johnson, John Claassen Roberts
Abstract: One exemplary disclosed embodiment comprises a semiconductor package including multiple transistors coupled to an exposed conductive clip. A driver integrated circuit (IC) may control the transistors to implement a buck converter. By exposing a top surface of the exposed conductive clip outside of a mold compound of the package, enhanced thermal performance is provided. Additionally, the conductive clip provides a short distance, high current carrying route between transistors of the package, providing higher electrical performance and reduced form factor compared to conventional designs with individually packaged transistors.
Abstract: Semiconductor structures comprising a III-nitride (e.g., gallium nitride) material region and methods associated with such structures are provided. In some embodiments, the structures include an electrically conductive material (e.g., gold) separated from certain other region(s) of the structure (e.g., a silicon substrate) by a barrier material in order to limit, or prevent, undesirable reactions between the electrically conductive material and the other component(s) which can impair device performance. In certain embodiments, the electrically conductive material may be formed in a via. For example, the via can extend from a topside of the device to a backside so that the electrically conductive material connects a topside contact to a backside contact. The structures described herein may form the basis of a number of semiconductor devices including transistors (e.g., FET), Schottky diodes, light-emitting diodes and laser diodes, amongst others.
Type:
Grant
Filed:
November 22, 2011
Date of Patent:
January 1, 2013
Assignee:
International Rectifier Corporation
Inventors:
Robert J. Therrien, Jerry W. Johnson, Allen W. Hanson