Patents Assigned to KLA Corporation
-
Patent number: 11637008Abstract: A plasma lamp for use in a broadband plasma source of an inspection tool is disclosed. The plasma lamp includes a plasma bulb configured to contain a gas and generate a plasma within the plasma bulb. The plasma bulb is formed from a material at least partially transparent to illumination from a pump laser and at least a portion of broadband radiation emitted by the plasma. The plasma bulb includes a conical pocket. The conical pocket is configured to disrupt a plume rising from the plasma.Type: GrantFiled: August 18, 2022Date of Patent: April 25, 2023Assignees: KLA CORPORATION, USHIO, INC.Inventors: Sumeet Kumar, Joshua Wittenberg, Mark S. Wang, Rajkeshar Singh, Yoshio Kagebayashi, Shinichiro Nozaki
-
Patent number: 11637030Abstract: A first x-y translation stage, a second x-y translation stage, and a chuck are disposed in a chamber. The chuck is situated above and coupled to the second x-y translation stage, which is situated above and coupled to the first x-y translation stage. The chuck is configured to support a substrate and to be translated by the first and second x-y stages in x- and y-directions, which are substantially parallel to a surface of the chuck on which the substrate is to be mounted. A first barrier and a second barrier are also disposed in the chamber. The first barrier is coupled to the first x-y translation stage to separate a first zone of the chamber from a second zone of the chamber. The second barrier is coupled to the second x-y translation stage to separate the first zone of the chamber from a third zone of the chamber.Type: GrantFiled: June 12, 2020Date of Patent: April 25, 2023Assignee: KLA CorporationInventors: Yoram Uziel, Ulrich Pohlmann, Frank Laske, Nadav Gutman, Ariel Hildesheim, Aviv Balan
-
Patent number: 11635682Abstract: A method for process control in the manufacture of semiconductor devices including performing metrology on at least one Design of Experiment (DOE) semiconductor wafer included in a lot of semiconductor wafers, the lot forming part of a batch of semiconductor wafer lots, generating, based on the metrology, one or more correctables to a process used to manufacture the lot of semiconductor wafers and adjusting, based on the correctables, the process performed on at least one of; other semiconductor wafers included in the lot of semi-conductor wafers, and other lots of semiconductor wafers included in the batch.Type: GrantFiled: April 23, 2020Date of Patent: April 25, 2023Assignee: KLA CorporationInventors: Roie Volkovich, Liran Yerushalmi, Achiam Bar
-
Patent number: 11629952Abstract: Systems and methods for unwrapping a phase map are disclosed. Such systems and methods may include receiving a wrapped phase map associated with an interferometric measurement of a sample including patterned features; removing a tilt from the wrapped phase map; generating a background; detecting features in the wrapped phase, the features in the wrapped phase map corresponding to least some of the patterned features of the sample; replacing phases of the features with the background at corresponding locations in the wrapped phase map; unwrapping the modified wrapped phase map using a global phase-unwrapping; applying local phase-unwrapping to restore the phases of the features; and reapplying the tilt to generate an output unwrapped phase map.Type: GrantFiled: May 26, 2022Date of Patent: April 18, 2023Assignee: KLA CorporationInventors: Helen Liu, Guoqing Zhang, Hui Li
-
Patent number: 11631602Abstract: During electron beam imaging of a semiconductor wafer, the electron beam is adjusted to a first electron dose/nm2/time value below a damage threshold for an image frame grab of a site on the semiconductor wafer. Then the electron beam is adjusted to a second electron dose/nm2/time value different from the first electron dose/nm2/time value for a second image frame grab of the site. The second electron dose/nm2/time value can be above the damage threshold.Type: GrantFiled: February 23, 2021Date of Patent: April 18, 2023Assignee: KLA CORPORATIONInventor: Hari Sriraman Pathangi
-
Patent number: 11624904Abstract: An enclosure surrounding the optical component can be connected with a vapor source. The vapor source can provide a vapor to the enclosure with a vapor level from 500 ppm to 15000 ppm. The concentration of vapor in the enclosure can increase the lifespan of the optical component in the enclosure.Type: GrantFiled: August 6, 2019Date of Patent: April 11, 2023Assignee: KLA CorporationInventors: David Jalil Zare, Eduardo Soto, I-Fan Wu, Joseph Walsh, Kent McKernan, Joseph Armstrong, Christopher Davis, Garry Rose, Damon Kvamme, Bernd Burfeindt, Ali Ehsani
-
Patent number: 11624775Abstract: Systems and methods for semiconductor defect-guided burn-in and system level tests (SLT) are configured to receive a plurality of inline defect part average testing (I-PAT) scores from an inline defect part average testing (I-PAT) subsystem, where the plurality of I-PAT scores is generated by the I-PAT subsystem based on semiconductor die data for a plurality of semiconductor dies, where the semiconductor die data includes characterization measurements for the plurality of semiconductor dies, where each I-PAT score of the plurality of I-PAT scores represents a defectivity determined by the I-PAT subsystem based on a characterization measurement of a corresponding semiconductor die of the plurality of semiconductor dies; apply one or more rules to the plurality of I-PAT scores during a dynamic decision-making process; and generate one or more defect-guided dispositions for at least one semiconductor die of the plurality of semiconductor dies based on the dynamic decision-making process.Type: GrantFiled: July 9, 2021Date of Patent: April 11, 2023Assignee: KLA CorporationInventors: Robert J. Rathert, David W. Price, Chet V. Lenox, Oreste Donzella, John Charles Robinson
-
Patent number: 11614480Abstract: A system and method for Z-PAT defect-guided statistical outlier detection of semiconductor reliability failures includes receiving electrical test bin data with semiconductor die data for a plurality of wafers in a lot generated by a statistical outlier detection subsystem configured to perform Z-direction Part Average Testing (Z-PAT) on test data generated by an electrical test subsystem after fabrication of the plurality of wafers in the lot, receiving characterization data for the plurality of wafers in the lot generated by a semiconductor fab characterization subsystem during the fabrication of the plurality of wafers in the lot, determining a statistical correlation between the electrical test bin data and the characterization data at a same x, y position on each of the plurality of wafers in the lot, and locating defect data signatures on the plurality of wafers in the lot based on the statistical correlation.Type: GrantFiled: June 30, 2021Date of Patent: March 28, 2023Assignee: KLA CorporationInventors: David W. Price, Robert J. Rathert, Chet V. Lenox, Oreste Donzella, John Charles Robinson
-
Patent number: 11617256Abstract: A broadband light source includes a rotatable drum coated with plasma-forming target material, a rotational actuator configured to rotate the rotatable drum, and a rotary encoder connected to the rotatable drum. The broadband light source may include a linear actuator configured to axially translate the rotatable drum and linear encoder connected to the rotatable drum. The broadband light source includes a pulsed laser source configured to direct pulsed illumination to a set of spots on the material-coated portion of the rotatable drum for exciting the plasma-forming target material and emitting broadband light as the drum is actuated. The broadband light source includes a control system. The control system is configured to receive one or more rotational position indicators from the rotary indicator and control triggering of the laser source based on the one or more rotational position indicators from rotary encoder.Type: GrantFiled: December 30, 2020Date of Patent: March 28, 2023Assignee: KLA CorporationInventors: Jian Xu, Lauren Wilson
-
Patent number: 11615974Abstract: Systems and methods of optimizing wafer transport and metrology measurements in a fab are provided. Methods comprise deriving and updating dynamic sampling plans that provide wafer-specific measurement sites and conditions, deriving optimized wafer measurement paths for metrology measurements of the wafers that correspond to the dynamic sampling plan, managing FOUP (Front Opening Unified Pod) transport through the fab, transporting wafers to measurement tools while providing the dynamic sampling plans and the wafer measurement paths to the respective measurement tools before or as the FOUPs with the respective wafers are transported thereto, and carrying out metrology and/or inspection measurements of the respective wafers by the respective measurement tools according to the derived wafer measurement paths.Type: GrantFiled: July 5, 2019Date of Patent: March 28, 2023Assignee: KLA CORPORATIONInventors: Amnon Manassen, Tzahi Grunzweig, Einat Peled, Anna Golotsvan
-
Patent number: 11614692Abstract: A grating for use in metrology including a periodic structure including a plurality of units having a pitch P, at least one unit of the plurality of units including at least a first periodic sub-structure having a first sub-pitch P1 smaller than the pitch P, and at least a second periodic sub-structure arranged along-side and separated from the first periodic sub-structure within the at least one unit and having a second sub-pitch P2 smaller than the pitch P and different from the first sub-pitch P1, P1 and P2 being selected to yield at least one Moir pitch Pm=P1·P2/(P2?P1), the pitch P being an integer multiple of the first sub-pitch P and of the second sub-pitch P2.Type: GrantFiled: March 20, 2020Date of Patent: March 28, 2023Assignee: KLA CorporationInventors: Vladimir Levinski, Yoel Feler
-
Patent number: 11615939Abstract: An aperture array for a multi-beam array system and a method of selecting a subset of a beam from a multi-beam array system are provided. The aperture array comprises an array body arranged proximate to a beam source. The array body comprises a plurality of apertures, at least two of the apertures having different geometries. The array body is movable, via an actuator, relative to an optical axis of the beam source, such that a subset of a beam from the beam source is selected based on the geometry of the aperture that is intersected by the optical axis.Type: GrantFiled: March 24, 2021Date of Patent: March 28, 2023Assignee: KLA CorporationInventors: Tomas Plettner, Ernesto Escorcia, Sameet K. Shriyan, Jeong Ho Lee
-
Patent number: 11615993Abstract: A care area is determined in an image of a semiconductor wafer. The care area is divided into sub-care areas based on the shapes of polygons in a design file associated with the care area. A noise scan of a histogram for the sub-care areas is then performed. The sub-care areas are clustered into groups based on the noise scan of the histogram.Type: GrantFiled: November 9, 2020Date of Patent: March 28, 2023Assignee: KLA CORPORATIONInventors: Boshi Huang, Hucheng Lee, Vladimir Tumakov, Sangbong Park, Bjorn Brauer, Erfan Soltanmohammadi
-
Patent number: 11610296Abstract: A projection is determined in a semiconductor image, which can be an X projection and/or a Y projection. At least one threshold is applied to the projection thereby forming at least one segment within the region. A fine segment can be determined in the region using a distance value from the projection. Defect detection can be performed in one of the fine segments.Type: GrantFiled: December 16, 2020Date of Patent: March 21, 2023Assignee: KLA CORPORATIONInventors: Xuguang Jiang, Juhwan Rha
-
Patent number: 11607716Abstract: A cleaning assembly may include a chuck. The cleaning assembly may include a plurality of lift pins positioned proximate to the chuck. The plurality of lift pins may be configured to engage a cleaning substrate and translate the cleaning substrate to allow the cleaning substrate to capture one or more particles from the surface of the chuck via at least one of electrostatic attraction or mechanical trapping when the cleaning substrate is positioned in the second position. The cleaning assembly may include a replaceable top skin coupled to the chuck and configured to capture the one or more particles.Type: GrantFiled: September 15, 2020Date of Patent: March 21, 2023Assignee: KLA CorporationInventors: Shai Mark, Mor Azaria, Yoram Uziel, Giampietro Bieli, Adi Pahima
-
Patent number: 11609506Abstract: A method for in-situ wave front detection within an inspection system is disclosed. The method includes generating light with a light source and directing the light to a stage-level reflective mask grating structure disposed on a mask stage. The method includes directing light reflected from the stage-level reflective structure to a detector-level mask structure disposed in a plane of a detector and then collecting, with an optical element, light reflected from the detector-level mask structure. The method includes forming a pupil image on the detector and laterally shifting the stage-level reflective mask, with the mask stage, across a grating period of the stage-level reflective mask grating structure to provide phase reconstruction for lateral shearing interferometry. The method includes selectively impinging light reflected from the optical element on the one or more sensors of the detector.Type: GrantFiled: April 18, 2022Date of Patent: March 21, 2023Assignee: KLA CorporationInventor: Markus Mengel
-
Patent number: 11610757Abstract: A scanning electron microscopy (SEM) system is disclosed. The SEM system includes an electron source configured to generate an electron beam and a set of electron optics configured to scan the electron beam across the sample and focus electrons scattered by the sample onto one or more imaging planes. The SEM system includes a first detector module positioned at the one or more imaging planes, wherein the first detector module includes a multipixel solid-state sensor configured to convert scattered particles, such as electrons and/or x-rays, from the sample into a set of equivalent signal charges. The multipixel solid-state sensor is connected to two or more Application Specific Integrated Circuits (ASICs) configured to process the set of signal charges from one or more pixels of the sensor.Type: GrantFiled: August 21, 2020Date of Patent: March 21, 2023Assignee: KLA CorporationInventor: Marcel Trimpl
-
Patent number: 11610297Abstract: Methods and systems for improved regularization associated with tomographically resolved image based measurements of semiconductor structures are presented herein. The regularizations described herein are based on measurement data and parameterization of a constrained voxel model that captures known process variations. The constrained voxel model is determined based on simplified geometric models, process models, or both, characterizing the structure under measurement. A constrained voxel model has dramatically fewer degrees of freedom compared to an unconstrained voxel model. The value associated with each voxel of the constrained voxel model depends on a relatively small number of independent variables. Selection of the independent variables is informed by knowledge of the structure and the underlying fabrication process. Regularization based on a constrained voxel model enables faster convergence and a more accurate reconstruction of the measured structure with less computational effort.Type: GrantFiled: November 18, 2020Date of Patent: March 21, 2023Assignee: KLA CorporationInventor: Stilian Ivanov Pandev
-
Patent number: 11604063Abstract: An overlay metrology system may receive overlay data for in-die overlay targets within various fields on a skew training sample from one or more overlay metrology tools, wherein the in-die overlay targets within the fields have a range programmed overlay offsets, wherein the fields are fabricated with a range of programmed skew offsets. The system may further generate asymmetric target signals for the in-die overlay targets using an asymmetric function providing a value of zero when physical overlay is zero and a sign indicative of a direction of physical overlay. The system may further generate corrected overlay offsets for the in-die overlay targets on the asymmetric target signals, generate self-calibrated overlay offsets for the in-die overlay targets based on the programmed overlay offsets and the corrected overlay offsets, generate a trained overlay recipe, and generate overlay measurements for in-die overlay targets on additional samples using the trained overlay recipe.Type: GrantFiled: September 13, 2021Date of Patent: March 14, 2023Assignee: KLA CorporationInventors: Stilian Pandev, Min-Yeong Moon, Andrei V. Shchegrov, Jonathan Madsen, Dimitry Sanko, Liran Yerushalmi, Alexander Kuznetsov, Mahendra Dubey
-
Patent number: 11604420Abstract: A self-calibrating overlay metrology system may receive device overlay data from device targets on a sample, determine preliminary device overlay measurements for the device targets including device-scale features using an overlay recipe with the device overlay data as inputs, receive assist overlay data from sets of assist targets on the sample including device-scale features, where a particular set of assist targets includes one or more target pairs formed with two overlay targets having programmed overlay offsets of a selected value with opposite signs along a particular measurement direction.Type: GrantFiled: September 28, 2021Date of Patent: March 14, 2023Assignee: KLA CorporationInventors: Stilian Pandev, Min-Yeong Moon, Andrei V. Shchegrov, Jonathan Madsen, Dimitry Sanko, Liran Yerushalmi, Alexander Kuznetsov, Mahendra Dubey