Patents Assigned to Lam Research
-
Patent number: 6988326Abstract: In one of the many embodiments, a method for processing a substrate is provided which includes generating a first fluid meniscus and a second fluid meniscus on a surface of the substrate where the first fluid meniscus being substantially adjacent to the second fluid meniscus. The meniscus also includes substantially separating the first fluid meniscus and the second fluid meniscus with a barrier.Type: GrantFiled: September 30, 2004Date of Patent: January 24, 2006Assignee: Lam Research CorporationInventors: Robert J. O'Donnell, Thomas W. Anderson
-
Publication number: 20060005860Abstract: A method for processing a substrate is provided which includes applying fluid onto a surface of the substrate from a portion of a plurality of inlets and removing at least the fluid from the surface of the substrate where the removing being processed as the fluid is applied to the surface. The applying the fluid and the removing the fluid forms a segment of a fluid meniscus on the surface of the substrate.Type: ApplicationFiled: September 30, 2004Publication date: January 12, 2006Applicant: Lam Research Corp.Inventor: James Garcia
-
Patent number: 6984162Abstract: Apparatus controls the temperature of a wafer for chemical mechanical polishing operations. A wafer carrier wafer mounting surface positions a wafer adjacent to a thermal energy transfer unit for transferring energy relative to the wafer. A thermal energy detector oriented adjacent to the wafer mounting surface detects the temperature of the wafer. A controller is responsive to the detector for controlling the supply of thermal energy relative to the thermal energy transfer unit. Embodiments include defining separate areas of the wafer, providing separate sections of the thermal energy transfer unit for each separate area, and separately detecting the temperature of each separate area to separately control the supply of thermal energy relative to the thermal energy transfer unit associated with the separate area.Type: GrantFiled: November 25, 2003Date of Patent: January 10, 2006Assignee: Lam Research CorporationInventors: Nicolas Bright, David J. Hemker
-
Patent number: 6984892Abstract: A semiconductor device is provided. The semiconductor device includes a substrate having transistor devices and a plurality of copper interconnect metallization lines and conductive vias. The plurality of copper interconnect metallization lines and conductive vias are defined in each of a plurality of interconnect levels of the semiconductor device such that the plurality of copper interconnect metallization lines and conductive vias are isolated from each other by an air dielectric. The semiconductor device further includes a plurality of supporting stubs each of which is configured to form a supporting column that extends through the plurality of interconnect levels of the semiconductor device.Type: GrantFiled: March 28, 2001Date of Patent: January 10, 2006Assignee: Lam Research CorporationInventors: Yehiel Gotkis, David Wei, Rodney Kistler
-
Patent number: 6984288Abstract: A vacuum plasma chamber for processing a workpiece includes first and second electrodes for electrical coupling with gas in the chamber and respectively connected to first and second relatively high and low frequency RF sources. The chamber includes a wall at a reference potential and a plasma confinement region spaced from the wall. A filter arrangement connected to the sources and the electrodes enables current from the first source to flow to the first electrode, prevents the substantial flow of current from the first source to the second electrode and the second source, and enables current from the second source to flow to the first and second electrodes and prevents the substantial flow of current from the second source to the first source.Type: GrantFiled: December 31, 2001Date of Patent: January 10, 2006Assignee: Lam Research CorporationInventors: Rajinder Dhindsa, Mukund Srinivasan, Eric Lenz, Lumin Li
-
Publication number: 20060000494Abstract: Provided is a system and method to prevent the transfer of accumulated fluid to wafers during cleaning operations. Specifically, when a wafer is secured by a plurality of self-draining edge wheels, any fluid contacting the self-draining edge wheels is channeled away from the wafer towards a bottom surface of each of the self-draining edge wheels. The channeling occurs by manufacturing the bottom portions of the self-draining edge wheels to have different configurations. The different configurations enhance fluid channeling away from the wafer. To further prevent fluid from wetting a bottom surface of the self-draining edge wheels, an edge wheel dryer can be positioned proximately adjacent to at least one self-draining edge wheel to suction fluid away from the bottom surface by using a vacuum channel of the edge wheel dryer.Type: ApplicationFiled: June 30, 2004Publication date: January 5, 2006Applicant: LAM RESEARCH CORPORATIONInventors: James Garcia, Fritz Redeker
-
Publication number: 20060000487Abstract: A system and method of cleaning a substrate includes a megasonic chamber that includes a transducer and a substrate. The transducer is being oriented toward the substrate. A variable distance d separates the transducer and the substrate. The system also includes a dynamically adjustable RF generator that has an output coupled to the transducer.Type: ApplicationFiled: August 31, 2005Publication date: January 5, 2006Applicant: LAM RESEARCH CORPORATIONInventors: John Boyd, Andras Kuthi, Michael Smith, Thomas Anderson, William Thie
-
Publication number: 20050284767Abstract: First and second electrodes are disposed at first and second locations, respectively, proximate to a periphery of a wafer support, wherein the first and second location are substantially opposed to each other relative to the wafer support. Each of the first and second electrodes can be moved to electrically connect with and disconnect from a wafer held by the wafer support. An anode is disposed over and proximate to the wafer such that a meniscus of electroplating solution is maintained between the anode and the wafer. As the anode moves over the wafer from the first location to the second location, an electric current is applied through the meniscus between the anode and the wafer. Also, as the anode is moved over the wafer, the first and second electrodes are controlled to connect with the wafer while ensuring that the anode does not pass over an electrode that is connected.Type: ApplicationFiled: June 28, 2004Publication date: December 29, 2005Applicant: Lam Research CorporationInventors: Yezdi Dordi, Bob Maraschin, John Boyd, Fred Redeker, Carl Woods
-
Publication number: 20050284748Abstract: An electroplating head including a chamber having a fluid entrance and a fluid exit is provided. The chamber is configured to contain a flow of electroplating solution from the fluid entrance to the fluid exit. The electroplating head also includes an anode disposed within the chamber. The anode is configured to be electrically connected to a power supply. The electroplating head further includes a porous resistive material disposed at the fluid exit such that the flow of electroplating solution is required to traverse through the porous resistive material.Type: ApplicationFiled: June 28, 2004Publication date: December 29, 2005Applicant: Lam Research CorporationInventors: Yezdi Dordi, Bob Maraschin, John Boyd, Fred Redeker
-
Patent number: 6979579Abstract: In a plasma processing system, a method of inspecting a contact opening of a contact formed in a first layer of the substrate to determine whether the contact reaches a metal layer that is disposed below the first layer is shown. The method includes flowing a gas mixture into a plasma reactor of the plasma processing system, the gas mixture comprising a flow of a chlorine containing gas. The method also includes striking a plasma from the gas mixture; and exposing the contact to the plasma. The method further includes detecting whether metal chloride is present in the contact opening after the exposing.Type: GrantFiled: March 30, 2004Date of Patent: December 27, 2005Assignee: Lam Research CorporationInventors: Jisoo Kim, Sangheon Lee, Sean Kang, Binet Worsham, Bi-Ming Yen, Reza Sadjadi, Peter K. Loewenhardt
-
Patent number: 6979578Abstract: A method of determining a parameter of interest during processing of a patterned substrate includes obtaining a measured net reflectance spectrum resulting from illuminating at least a portion of the patterned substrate with a light beam having a broadband spectrum, calculating a modeled net reflectance spectrum as a weighted incoherent sum of reflectances from different regions constituting the portion of the patterned substrate, and determining a set of parameters that provides a close match between the measured net reflectance spectrum and the modeled net reflectance spectrum. For wavelengths below a selected transition wavelength, a first optical model is used to calculate the reflectance from each region as a weighted coherent sum of reflected fields from thin film stacks corresponding to laterally distinct areas constituting the region. For wavelengths above the transition wavelength, a second optical model based on effective medium approximation is used to calculate the reflectance from each region.Type: GrantFiled: March 27, 2003Date of Patent: December 27, 2005Assignee: Lam Research CorporationInventor: Vijayakumar C. Venugopal
-
Patent number: 6976906Abstract: A chemical mechanical planarization (CMP) system is provided. The system includes a polishing surface and a platen disposed along an underside of the polishing surface. A retaining ring surrounds the platen. The retaining ring includes a lower annular sleeve and an upper annular sleeve moveably disposed over the lower annular sleeve. A method for reducing a consumption of compressed dry air (CDA) during a chemical mechanical planarization (CMP) operation is also described.Type: GrantFiled: October 7, 2003Date of Patent: December 20, 2005Assignee: Lam Research CorporationInventors: John M. Boyd, David Wei, Yehiel Gotkis
-
Patent number: 6977184Abstract: A method for fabricating a spacer of a gate structure is provided. The method performing a first etch process implementing a first etchant gas. The first etch process is configured to implement an interferometry endpoint (IEP) detection method to detect a removal of a portion of a spacer layer having a specific thickness from over the surface of the substrate, thus leaving a thin spacer layer. The method further includes performing a second etch process for a predetermined period of time implementing a second etchant gas. The second etch process is configured to remove the thin spacer layer, leaving the spacer for the gate structure.Type: GrantFiled: October 31, 2001Date of Patent: December 20, 2005Assignee: Lam Research CorporationInventors: Wen-Ben Chou, Shih-Yuan Cheng, Wayne Tu
-
Patent number: 6976903Abstract: A CMP system accurately measures eccentric forces applied to carriers for wafer or polishing pad conditioning pucks. An initial coaxial relationship between wafer axis of rotation and a carrier axis is maintained during application of the eccentric force, such that a sensor may measure the eccentric forces. Such initial coaxial relationship is maintained by a linear bearing assembly mounted between the carrier and the sensor. The linear bearing assembly is provided as an array of separate linear bearing assemblies, and may be assembled with a retainer ring in conjunction with a motor for moving the ring relative to the wafer mounted on the carrier so that an exposed surface of the wafer and a surface of the retainer ring to be engaged by the polishing pad are coplanar during the polishing operation.Type: GrantFiled: September 3, 2003Date of Patent: December 20, 2005Assignee: Lam Research CorporationInventor: Damon Vincent Williams
-
Patent number: 6976782Abstract: In a plasma processing system, a method of determining the temperature of a substrate is disclosed. The method includes positioning the substrate on a substrate support structure, wherein the substrate support structure includes a chuck. The method further includes creating a temperature calibration curve for the substrate, the temperature calibration curve being created by measuring at least a first substrate temperature with an electromagnetic measuring device, and measuring a first chuck temperature with a physical measuring device during a first isothermal state. The method also includes employing a measurement from the electromagnetic measurement device and the temperature calibration curve to determine a temperature of the substrate during plasma processing.Type: GrantFiled: November 24, 2003Date of Patent: December 20, 2005Assignee: Lam Research CorporationInventor: Robert J. Steger
-
Patent number: 6974550Abstract: An apparatus for controlling the voltage applied to a shield interposed between an induction coil powered by a power supply via a matching network, and the plasma it generates, comprises a shield, a first feedback circuit, and a second feedback circuit. The power supply powers the shield. The first feedback circuit is connected to the induction coil for controlling the power supply. The second feedback circuit is connected to the shield for controlling the voltage of the shield. Both first and second feedback circuits operate at different frequency ranges. The first feedback circuit further comprises a first controller and a first sensor. The first sensor sends a first signal representing the power supplied to the inductive coil to the first controller. The first controller adjusts the power supply such that the power supplied to the inductor coil is controlled by a first set point. The second feedback circuit further comprises a second sensor, a second controller, and a variable impedance network.Type: GrantFiled: May 30, 2003Date of Patent: December 13, 2005Assignee: Lam Research CorporationInventors: Neil Benjamin, Andras Kuthi
-
Patent number: 6974523Abstract: The plasma processing apparatus includes a plasma chamber, a first electrode, a second electrode, and a plasma containment device. The plasma containment device has a plurality of slots and is electrically coupled to the first electrode. The containment device is configured to confine plasma within an inter-electrode volume while facilitating maximum process gas flow. When plasma is generated by applying electric fields to process gas within the inter-electrode volume, the containment device electrically confines the plasma to the inter-electrode volume without significantly restricting the flow of gas from the inter-electrode volume.Type: GrantFiled: May 16, 2001Date of Patent: December 13, 2005Assignee: Lam Research CorporationInventors: David W. Benzing, Babak Kadkhodayan
-
Patent number: 6972524Abstract: A method of approximating an ion energy distribution function (IEDF) at a substrate surface of a substrate, the substrate being processed in a plasma processing chamber. There is included providing a first voltage value, the first voltage value representing a value of a first voltage that represents a DC potential (VDC) at the substrate surface. There is also included providing a peak low frequency RF voltage value (VLFRF(PEAK)) during plasma processing, the peak low frequency RF voltage (VLFRF(PEAK)) value representing a peak value of a low frequency RF voltage (VLFRF) supplied to the plasma processing chamber.Type: GrantFiled: March 24, 2004Date of Patent: December 6, 2005Assignee: Lam Research CorporationInventors: Alexei M. Marakhtanov, Eric Allen Hudson, S. M. Reza Sadjadi
-
Patent number: 6972579Abstract: A wafer integrated plasma diagnostic apparatus for semiconductor wafer processing system having a multiplicity of plasma probe assemblies arranged on a wafer in a planar array fashion such that one plasma probe assembly is in the center and eight more plasma probe assemblies are at intermediate positions such that they lie along the radius from the center to the corners; such corners forming four corners of a square box near the edge of the wafer. At each location and in each of the plasma probe assemblies, there are six possible probe elements having a relative geometrical area such that they are capable of making simultaneous measurements of both spatial resolution and real time measurement of different plasma characteristics at the wafer surface, such as: D.C. potential, A.C. potential, shading induced potentials, ion fluxes, ion energy distribution, and the electron part of the I-V Langmuir probe characteristic.Type: GrantFiled: July 26, 2004Date of Patent: December 6, 2005Assignee: Lam Research CorporationInventor: Neil Benjamin
-
Publication number: 20050264218Abstract: A plasma processor processing a workpiece includes sources having frequencies 2 MHz, 27 MHz, and 60 MHz, applied by three matching networks to an electrode in a vacuum chamber including the workpiece. Alternatively 60 MHz is applied to a second electrode by a fourth matching network. The matching networks, substantially tuned to the frequencies of the sources driving them, include series inductances so the 2 MHz inductance exceeds the 27 MHz network inductance, and the 27 MHz network inductance exceeds the inductances of the 60 MHz networks. The matching networks attenuate by at least 26 DB the frequencies of the sources that do not drive them. Shunt inductors between the 27 and 60 MHz sources decouple 2 MHz from the 27 and 60 MHz sources. A series resonant circuit (resonant to about 5 MHz) shunts the 2 MHz network and the electrode to help match the 2 MHz source to the electrode.Type: ApplicationFiled: May 28, 2004Publication date: December 1, 2005Applicant: Lam Research CorporationInventors: Rajinder Dhindsa, Felix Kozakevich, Dave Trussell