Patents Assigned to LSI Corporation
-
Publication number: 20160034393Abstract: The disclosure is directed to a system and method for interleaving data utilizing a random access buffer that includes a plurality of independently accessible memory slots. The random access buffer is configured to store slices of incoming data sectors in free memory slots, where a free memory slot is identified by a status flag associated with a logical address of the free memory slot. Meanwhile, a label buffer is configured to store labels associated with the slices of the incoming data sectors in a sequence based upon an interleaving scheme. Media sectors including the interleaved data slices are read out from the memory slots of the random access buffer in order of the sequence of labels stored by the label buffer. As the media sectors are read out of the random access buffer, the corresponding memory slots are freed up for incoming slices of the next super-sector.Type: ApplicationFiled: April 24, 2014Publication date: February 4, 2016Applicant: LSI CorporationInventors: Zhiwei Wu, Zhibin Li, Kurt J. Worrell, Joseph R. Robert, Feina Wen
-
Publication number: 20160028419Abstract: The present inventions are related to systems and methods for data processing, and more particularly to systems and methods for data encoding.Type: ApplicationFiled: July 22, 2014Publication date: January 28, 2016Applicant: LSI CorporationInventors: Shu Li, Shaohua Yang
-
Publication number: 20160020158Abstract: The present inventions are related to systems and methods for circuit implementation, and more particularly to systems and methods for securing data in a circuit.Type: ApplicationFiled: July 21, 2014Publication date: January 21, 2016Applicant: LSI CorporationInventors: Ramesh C. Tekumalla, John Tseng, Parag Madhani
-
Publication number: 20150349811Abstract: An apparatus includes a first circuit, a second circuit, and a third circuit. The first circuit may be configured to buffer a plurality of antenna carrier sample streams. The second circuit is coupled to the first circuit and may be configured to generate message data through pipelined processing and mapping of the antenna carrier samples. The third circuit is coupled to the second circuit and may be configured to generate a master frame in response to the processed and mapped message data.Type: ApplicationFiled: May 29, 2014Publication date: December 3, 2015Applicant: LSI CorporationInventors: Avinash Kant Raikwar, Amit Kumar Mishra
-
Publication number: 20150347310Abstract: A cache controller coupled to a cache store supported by a solid-state memory element uses a metadata update process that reduces write amplification caused by writing both cache data and metadata to the solid-state memory element. The cache controller partitions the solid-state memory element to include a metadata portion, a host data or cache portion and a log portion. Host write requests that include “hot” data are processed and recorded by the cache controller. The cache controller maintains first and second maps. A log thread combines multiple metadata updates in a single log entry block. Pending metadata updates are checked to determine when a commit threshold is reached. Thereafter, the pending metadata updates are written to the solid-state memory element and the maps are updated.Type: ApplicationFiled: May 30, 2014Publication date: December 3, 2015Applicant: LSI CorporationInventors: Mark Ish, Sumanesh Samanta, Horia Simionescu, Saugata Das Purkayastha
-
Publication number: 20150349988Abstract: In one embodiment, an apparatus has an equalizer, a tap position locator, and a tap weight updater. The equalizer has a plurality of floating taps. The tap position locator generates metrics for a set of possible tap positions of the equalizer. Each possible tap position corresponds to a different tap weight, and the metrics are generated without updating the tap weights for all of the possible tap positions in the set. Further, the tap position locator selects a subset of possible tap positions from the set based on the metrics. The tap weight updater updates a subset of the tap weights corresponding to the selected subset of possible tap positions, and applies the updated subset of tap weights to the plurality of floating taps.Type: ApplicationFiled: May 30, 2014Publication date: December 3, 2015Applicant: LSI CorporationInventors: Viswanath Annampedu, Amaresh V. Malipatil
-
Publication number: 20150350721Abstract: A system and method for improved channel scanning in an HDTV device queries a database with location data input by the user, receiving an ordered list of potential channels associated with the selected location. The system may scan only those potential channels on the ordered list, storing successfully decoded channels in memory. The system may further divide the ordered list into groups based on the relative signal strength of potential channels. If a potential channel of the lowest relative signal strength group cannot be successfully decoded, the system may indicate that scanning is complete.Type: ApplicationFiled: May 29, 2014Publication date: December 3, 2015Applicant: LSI CorporationInventor: Roger A. Fratti
-
Publication number: 20150347289Abstract: A data storage device flushes newly written data in response to certain events such that, when the device has acknowledged newly written data, the device cannot return old data of the referenced logical block address to the host in any case. If the data of the logical block address has been corrupted, the device returns an uncorrectable error, not old data. A “force map entry flush” flushes modified map entries to NAND when an upper page is programmed. After a power failure and restoration, a storage device is able to analysis map entries to determine whether there is some host data in the uncorrectable die, then prevent return of old data to a host.Type: ApplicationFiled: May 30, 2014Publication date: December 3, 2015Applicant: LSI CorporationInventors: Li Zhao Ma, Rong Yuan, Peng Xu
-
Publication number: 20150339189Abstract: An apparatus comprising a memory and a controller. The memory may be configured to process a plurality of read/write operations. The memory comprises a plurality of memory units each having a size less than a total size of the memory. The controller may be configured to perform error correction code decoding on the memory units. The controller may be configured to generate a plurality of original log likelihood ratios each comprising a real value. The controller may be configured to convert each of the original log likelihood ratios to a converted log likelihood ratio comprising a fixed point value. The conversion comprises (a) scaling down a magnitude of each of the original log likelihood ratios, and (b) rounding each of the original log likelihood ratios having a scaled down magnitude to the fixed point value.Type: ApplicationFiled: May 20, 2014Publication date: November 26, 2015Applicant: LSI CorporationInventors: Yunxiang Wu, Yu Cai, Erich F. Haratsch
-
Publication number: 20150332755Abstract: A memory cell having integrated read and write assist functionality includes a storage element and first and second switching circuits. The first switching circuit is configured to selectively couple a first internal storage node of the storage element with a first bit line. The second switching circuit is configured to selectively couple a second internal storage node of the storage element with a second bit line. During a read operation, at least one of the first and second switching circuits is configured to increase a switching threshold of at least one inverter in the storage element. During a write operation, at least one of the first and second switching circuits is configured such that ground bounce associated with at least one of the first and second switching circuits assists in writing a logical state of the memory cell.Type: ApplicationFiled: May 16, 2014Publication date: November 19, 2015Applicant: LSI CorporationInventors: Sahilpreet Singh, Anjana Das
-
Publication number: 20150333745Abstract: A voltage comparator for comparing reference voltage applied to a first input node to an input voltage applied to a second input node. A first pair of transistors have output terminals coupled in series between the first input node and common node, and gate terminals connected together. A second pair of transistors, having both gate terminals of the pair connected to the gate terminals of the first pair of transistors, have output terminals coupled in series between a second input terminal, an intermediate node, and the common node. An inverter has an input coupled to the intermediate node and an output coupled to an output of the comparator. An optional feedback transistor might be used to latch the output of the comparator. Optional transistors might also be added to the first and second transistor pairs to selectively enable as the comparator and reset the latched output of the comparator.Type: ApplicationFiled: May 16, 2014Publication date: November 19, 2015Applicant: LSI CorporationInventor: Naveen Kumar Cannankurichi Vijaya Mohan
-
Publication number: 20150331748Abstract: An apparatus comprising a memory and a controller. The memory may be configured to process a plurality of read/write operations. The memory comprises a plurality of memory units each having a size less than a total size of the memory. The controller may be configured to perform a first error correction code decoding on the memory units using a plurality of initial log likelihood ratio values. The controller may be configured to count a number of unsatisfied checks if the first error correction code decoding fails. The controller may be configured to generate a plurality of measured log likelihood ratio values if the number of unsatisfied checks is below a threshold. The plurality of measured log likelihood ratio values are (a) based on calculations using decoded bits of the first error correction code decoding, and (b) used to perform a second error correction code decoding on the memory units.Type: ApplicationFiled: May 19, 2014Publication date: November 19, 2015Applicant: LSI CorporationInventors: Earl T. Cohen, Yu Cai, Erich F. Haratsch, Yunxiang Wu
-
Publication number: 20150323595Abstract: An apparatus for reducing test time is disclosed. The apparatus includes a processor operable to execute one or more modules to cause the processor to receive operational parameters associated with a first scan chain grouping circuitry and a second scan chain grouping circuitry of an integrated circuit design. The operational parameters include a number of initialization cycles of a first test signal selected for the first scan chain grouping circuitry, a number of initialization cycles of a second test signal selected for the second scan chain grouping circuitry, and a sum for a total number of cycles for the first test signal. The processor also determines a scan chain length for one of the first scan chain grouping circuitry or the second scan chain grouping circuitry based upon the operation parameters such that the total number of cycles of the first signal and the second signal are the same.Type: ApplicationFiled: May 8, 2014Publication date: November 12, 2015Applicant: LSI CorporationInventors: Ajaykumar B. Prajapati, Deepak Agrawal, Hariprasad U. Bhat
-
Publication number: 20150325266Abstract: Variations of the Nelder-Mead direct search method are employed to find read channel parameter settings in a discrete field having three or more dimensions. The three or more dimensions correspond to read channel parameters, at least some of which are highly correlated. The steps of the Nelder-Mead method are executed according to a methodology to arrive at substantially optimal parameter settings for a read channel, even where a discrete function defining parameter outcomes is noisy. In some embodiments, dimensional collapse, considered inefficient in a two-dimensional field, is allowed in order to reach an optimal solution in a greater-than-two-dimensional field.Type: ApplicationFiled: May 15, 2014Publication date: November 12, 2015Applicant: LSI CorporationInventors: Wu Chang, Parviz Rahgozar, Ming Jin, Haitao Xia
-
Publication number: 20150324295Abstract: A data storage system with a cache organizes cache windows into lists based on the number of cache lines accessed during input/output operations. The lists are maintained in temporal queues with cache windows transferred from prior temporal queues to a current temporal queue. Cache windows are removed from the oldest temporal queue and least accessed cache window list whenever cached data needs to be removed for new hot data.Type: ApplicationFiled: May 13, 2014Publication date: November 12, 2015Applicant: LSI CorporationInventors: Vinay Bangalore Shivashankaraiah, Kumaravel Thillai
-
Publication number: 20150324136Abstract: An apparatus having first-in-first-out storage and reserved storage is disclosed. In one or more embodiments, the apparatus includes memory circuitry having first-in-first-out storage and reserved storage. The first-in-first-out storage and the reserved storage include an array of data elements having contiguous addresses across the first-in-first-out storage and the reserved storage. The memory circuitry includes a first-in-first-out pointer for referencing an index corresponding to a data element of the array of data elements of the first-in-first-out storage to be read and a read pointer mapped to the first-in-first-out pointer and for referencing a memory location of the data element to be read. The read pointer is mapped such that the read pointer does not reference a plurality of data elements stored in the reserved storage.Type: ApplicationFiled: May 7, 2014Publication date: November 12, 2015Applicant: LSI CorporationInventors: Xiangdong Guo, Zhibin Li, Zhiwei Wu, Rui Shen
-
Publication number: 20150318030Abstract: A method is provided, for example, to implement multiplexed communication between a controller and a preamplifier in a storage device. For example, multiplexed communication is implemented by controlling a bidirectional serial data line of a digital bus to selectively transmit digital signals in either a first direction from the controller to the preamplifier or a second direction from the preamplifier to the controller, in response to a direction control signal, and concurrently transmitting a synchronous clock signal over a clock signal line of the digital bus from the controller to the preamplifier to synchronize transfer and processing of the digital signals transmitted on the bidirectional serial data line of the digital bus. The direction control signal is transmitted from the controller to the preamplifier on one of the bidirectional serial data line and the clock signal line of the digital bus.Type: ApplicationFiled: May 1, 2014Publication date: November 5, 2015Applicant: LSI CorporationInventors: Ross S. Wilson, David W. Kelly, Daniel J. Dolan, Richard Rauschmayer
-
Publication number: 20150317090Abstract: A system and method for managing the life expectancy of at least one solid state drive (SSD) within a cache device of a storage subsystem includes determining a baseline rate of decline for each SSD based on its guaranteed life expectancy. At intervals, each SSD of the cache device is polled for remaining life and power-on time, and a current rate of decline (based on time since initialization) and a cumulative rate of decline (based on total lifespan of the SSD) is determined. When both the current rate of decline and the cumulative rate of decline exceed the baseline rate of decline for any SSD of the cache device, write requests to that SSD are blocked and redirected to the virtual device until either the current rate of decline or cumulative rate of decline drop below the baseline rate.Type: ApplicationFiled: May 2, 2014Publication date: November 5, 2015Applicant: LSI CorporationInventors: Sumanesh Samanta, Mohana Rao Goli, Karimulla Sheik
-
Publication number: 20150319018Abstract: Described embodiments provide for, in a receiver circuit employing a data latch, circuitry to adjust trim offset of the data latch to account for latch functional features (e.g., hysteresis and metastability) that may interact with trim of the latch. In accordance with the described embodiments, a trim procedure runs in a pre-selected directions of offset voltage ramp in order to average out the effect of hysteresis and metastability on the final trim offset choice. Different thresholds for accumulated slicer “0” and “1” discrimination of the circuitry to adjust trim offset allows for significant reduction in the number of trim runs, accelerating the slicers' trim process allowing for relatively quick determination of trim offset whenever the slicers are idle.Type: ApplicationFiled: May 28, 2014Publication date: November 5, 2015Applicant: LSI CorporationInventors: Vladimir Sindalovsky, Lane A. Smith, Niall Fitzgerald
-
Publication number: 20150318740Abstract: A receiving coil apparatus for use in an electromagnetic energy transfer system includes multiple conductive loops and a switching circuit connected with the conductive loops. The switching circuit is configured to control an electrical center of the receiving coil apparatus as a function of at least one control signal. A controller connected with the switching circuit is configured to generate the control signal for controlling an alignment of the electrical center of the receiving coil apparatus with an electromagnetic field so as to enhance an amount of energy transferred to the receiving coil apparatus from the electromagnetic field.Type: ApplicationFiled: May 27, 2014Publication date: November 5, 2015Applicant: LSI CorporationInventor: Roger A. Fratti