Abstract: Disclosed are pre-wetting apparatus designs and methods. These apparatus designs and methods are used to pre-wet a wafer prior to plating a metal on the surface of the wafer. Disclosed compositions of the pre-wetting fluid prevent corrosion of a seed layer on the wafer and also improve the filling rates of features on the wafer.
Type:
Grant
Filed:
July 9, 2014
Date of Patent:
August 1, 2017
Assignee:
Novellus Systems, Inc.
Inventors:
Steven T. Mayer, David W. Porter, Mark J. Willey, Robert Rash
Abstract: Electronic device fabrication processes, apparatuses and systems for flowable gap fill or flowable deposition techniques are described. In some implementations, a semiconductor fabrication chamber is described which is configured to maintain a semiconductor wafer at a temperature near 0° C. while maintaining most other components within the fabrication chamber at temperatures on the order of 5-10° C. or higher than the wafer temperature.
Type:
Grant
Filed:
December 16, 2011
Date of Patent:
August 1, 2017
Assignee:
Novellus Systems, Inc.
Inventors:
Jonathan D. Mohn, Harald te Nijenhuis, Shawn M. Hamilton, Kevin Madrigal, Ramkishan Rao Lingampalli
Abstract: Chemical etching methods and associated modules for performing the removal of metal from the edge bevel region of a semiconductor wafer are described. The methods and systems provide the thin layer of pre-rinsing liquid before applying etchant at the edge bevel region of the wafer. The etchant is less diluted and diffuses faster through a thinned layer of rinsing liquid. An edge bevel removal embodiment involving that is particularly effective at reducing process time, narrowing the metal taper and allowing for subsequent chemical mechanical polishing, is disclosed.
Type:
Grant
Filed:
April 5, 2013
Date of Patent:
June 20, 2017
Assignee:
Novellus Systems, Inc.
Inventors:
Kousik Ganesan, Shantinath Ghongadi, Tariq Majid, Aaron Labrie, Steven T. Mayer
Abstract: A dual-temperature, multi-plenum showerhead for use in semiconductor processing equipment is described. The showerhead may supply multiple separate gases to a wafer reaction area while keeping the gases largely segregated within the showerhead. Additionally, the showerhead may be configured to allow a faceplate of the showerhead to be maintained at a significantly higher temperature than the rest of the showerhead.
Type:
Grant
Filed:
July 3, 2013
Date of Patent:
June 13, 2017
Assignee:
Novellus Systems, Inc.
Inventors:
Ramesh Chandrasekharan, Jennifer L. Petraglia
Abstract: The disclosed embodiments relate to methods and apparatus for immersing a substrate in electrolyte in an electroplating cell under sub-atmospheric conditions to reduce or eliminate the formation/trapping of bubbles as the substrate is immersed. Various electrolyte recirculation loops are disclosed to provide electrolyte to the plating cell. The recirculation loops may include pumps, degassers, sensors, valves, etc. The disclosed embodiments allow a substrate to be immersed quickly, greatly reducing the issues related to bubble formation and uneven plating times during electroplating.
Type:
Grant
Filed:
December 10, 2013
Date of Patent:
June 13, 2017
Assignee:
Novellus Systems, Inc.
Inventors:
R. Marshall Stowell, Jingbin Feng, David W. Porter
Abstract: Described are methods of making silicon nitride (SiN) materials on substrates. Improved SiN films made by the methods are also included. One aspect relates to depositing chlorine (Cl)-free conformal SiN films. In some embodiments, the SiN films are Cl-free and carbon (C)-free. Another aspect relates to methods of tuning the stress and/or wet etch rate of conformal SiN films. Another aspect relates to low-temperature methods of depositing high quality conformal SiN films. In some embodiments, the methods involve using trisilylamine (TSA) as a silicon-containing precursor.
Type:
Grant
Filed:
May 15, 2015
Date of Patent:
June 6, 2017
Assignee:
Novellus Systems, Inc.
Inventors:
Dennis Hausmann, Jon Henri, Bart van Schravendijk, Easwar Srinivasan
Abstract: Provided are methods of void-free tungsten fill of high aspect ratio features. According to various embodiments, the methods involve a reduced temperature chemical vapor deposition (CVD) process to fill the features with tungsten. In certain embodiments, the process temperature is maintained at less than about 350° C. during the chemical vapor deposition to fill the feature. The reduced-temperature CVD tungsten fill provides improved tungsten fill in high aspect ratio features, provides improved barriers to fluorine migration into underlying layers, while achieving similar thin film resistivity as standard CVD fill. Also provided are methods of depositing thin tungsten films having low-resistivity. According to various embodiments, the methods involve performing a reduced temperature low resistivity treatment on a deposited nucleation layer prior to depositing a tungsten bulk layer and/or depositing a bulk layer via a reduced temperature CVD process followed by a high temperature CVD process.
Type:
Grant
Filed:
January 6, 2016
Date of Patent:
June 6, 2017
Assignee:
Novellus Systems, Inc.
Inventors:
Feng Chen, Raashina Humayun, Michal Danek, Anand Chandrashekar
Abstract: A highly tensile dielectric layer is generated on a heat sensitive substrate while not exceeding thermal budget constraints. Ultraviolet (UV) irradiation is used to produce highly tensile films to be used, for example, in strained NMOS transistor architectures. UV curing of as-deposited PECVD silicon nitride films, for example, has been shown to produce films with stresses of at least 1.65 E10 dynes/cm2. Other dielectric capping layer film materials show similar results. In transistor implementations, the stress from a source/drain region capping layer composed of such a film is uniaxially transferred to the NMOS channel through the source-drain regions to create tensile strain in the NMOS channel.
Type:
Grant
Filed:
October 22, 2004
Date of Patent:
May 23, 2017
Assignee:
Novellus Systems, Inc.
Inventors:
Bhadri Varadarajan, Sean Chang, James S. Sims, Guangquan Lu, David Mordo, Kevin Ilcisin, Mandar Pandit, Michael Carris
Abstract: Described herein are methods of filling features with tungsten and related systems and apparatus. The methods include inside-out fill techniques as well as conformal deposition in features. Inside-out fill techniques can include selective deposition on etched tungsten layers in features. Conformal and non-conformal etch techniques can be used according to various implementations. The methods described herein can be used to fill vertical features, such as in tungsten vias, and horizontal features, such as vertical NAND (VNAND) word lines. Examples of applications include logic and memory contact fill, DRAM buried word line fill, vertically integrated memory gate/word line fill, and 3-D integration with through-silicon vias (TSVs).
Type:
Grant
Filed:
March 27, 2013
Date of Patent:
May 16, 2017
Assignee:
Novellus Systems, Inc.
Inventors:
Anand Chandrashekar, Esther Jeng, Raashina Humayun, Michal Danek, Juwen Gao, Deqi Wang
Abstract: The embodiments herein relate to methods and apparatus for electroplating one or more materials onto a substrate. In many cases the material is a metal and the substrate is a semiconductor wafer, though the embodiments are no so limited. Typically, the embodiments herein utilize a channeled plate positioned near the substrate, creating a cross flow manifold defined on the bottom by the channeled plate, on the top by the substrate, and on the sides by a cross flow confinement ring. During plating, fluid enters the cross flow manifold both upward through the channels in the channeled plate, and laterally through a cross flow side inlet positioned on one side of the cross flow confinement ring. The flow paths combine in the cross flow manifold and exit at the cross flow exit, which is positioned opposite the cross flow inlet. These combined flow paths result in improved plating uniformity.
Type:
Grant
Filed:
May 13, 2013
Date of Patent:
April 18, 2017
Assignee:
Novellus Systems, Inc.
Inventors:
Richard Abraham, Steven T. Mayer, Bryan L. Buckalew, Robert Rash
Abstract: Disclosed are pre-wetting apparatus designs and methods for cleaning solid contaminants from substrates prior to through resist deposition of metal. In some embodiments, a pre-wetting apparatus includes a process chamber having a substrate holder, and at least one nozzle located directly above the wafer substrate and configured to deliver pre-wetting liquid (e.g., degassed deionized water) onto the substrate at a grazing angle of between about 5 and 45 degrees. In some embodiments the nozzle is a fan nozzle configured to deliver the liquid to the center of the substrate, such that the liquid first impacts the substrate in the vicinity of the center and then flows over the center of the substrate. In some embodiments the substrate is rotated unidirectionally or bidirectionally during pre-wetting with multiple accelerations and decelerations, which facilitate removal of contaminants.
Type:
Grant
Filed:
February 18, 2014
Date of Patent:
April 4, 2017
Assignee:
Novellus Systems, Inc.
Inventors:
Lee Peng Chua, Bryan L. Buckalew, Thomas Anand Ponnuswamy, Brian Blackman, Chad Michael Hosack, Steven T. Mayer
Abstract: Provided herein are methods and apparatus of hydrogen-based photoresist strip operations that reduce dislocations in a silicon wafer or other substrate. According to various embodiments, the hydrogen-based photoresist strip methods can employ one or more of the following techniques: 1) minimization of hydrogen budget by using short processes with minimal overstrip duration, 2) providing dilute hydrogen, e.g., 2%-16% hydrogen concentration, 3) minimization of material loss by controlling process conditions and chemistry, 4) using a low temperature resist strip, 5) controlling implant conditions and concentrations, and 6) performing one or more post-strip venting processes. Apparatus suitable to perform the photoresist strip methods are also provided.
Type:
Grant
Filed:
August 20, 2012
Date of Patent:
April 4, 2017
Assignee:
Novellus Systems, Inc.
Inventors:
Roey Shaviv, Kirk Ostrowski, David Cheung, Joon Park, Bayu Thedjoisworo, Patrick J. Lord
Abstract: Methods of depositing a film on a substrate surface include surface mediated reactions in which a film is grown over one or more cycles of reactant adsorption and reaction. In one aspect, the method is characterized by intermittent delivery of dopant species to the film between the cycles of adsorption and reaction.
Abstract: Semiconductor processing chamber showerheads with contoured faceplates, as well as techniques for producing such faceplates, are provided. Data describing deposition rate as a function of gap distance between a reference showerhead faceplate and a reference substrate may be obtained, as well as data describing deposition rate as a function of location on the substrate when the reference showerhead and the reference substrate are in a fixed arrangement with respect to each other. The two data sets may be used to determine offsets from a reference plane associated with the faceplate that determine a contour profile to be used with the faceplate.
Abstract: A method for electrofilling large, high aspect ratio recessed features with copper without depositing substantial amounts of copper in the field region is provided. The method allows completely filling recessed features having aspect ratios of at least about 5:1 such as at least about 10:1, and widths of at least about 1 ?m in a substantially void-free manner without depositing more than 5% of copper in the field region (relative to the thickness deposited in the recessed feature). The method involves contacting the substrate having one or more large, high aspect ratio recessed features (such as a TSVs) with an electrolyte comprising copper ions and an organic dual state inhibitor (DSI) configured for inhibiting copper deposition in the field region, and electrodepositing copper under potential-controlled conditions, where the potential is controlled not exceed the critical potential of the DSI.
Abstract: Systems and methods of forming plasma are provided. In an embodiment, a plasma generator system is provided including a container, a single coil disposed around the container, the single coil being a single member and having a first end, a second end, a first winding, and a second winding, wherein the first winding extends from the first end, and the second winding is integrally formed as part of the first winding and extends to the second end, an energy source electrically coupled directly to the first end of the single member, and a capacitor electrically coupled directly to the second end of the single member.
Type:
Grant
Filed:
April 3, 2008
Date of Patent:
March 7, 2017
Assignee:
Novellus Systems, Inc.
Inventors:
Huatan Qiu, David Cheung, Prashanth Kothnur
Abstract: Top-down methods of increasing reflectivity of tungsten films to form films having high reflectivity, low resistivity and low roughness are provided. The methods involve bulk deposition of tungsten followed by a removing a top portion of the deposited tungsten. In particular embodiments, removing a top portion of the deposited tungsten involve exposing it to a fluorine-containing plasma. The methods produce low resistivity tungsten bulk layers having lower roughness and higher reflectivity. The smooth and highly reflective tungsten layers are easier to photopattern than conventional low resistivity tungsten films. Applications include forming tungsten bit lines.
Abstract: Methods described herein manage wafer entry into an electrolyte so that air entrapment due to initial impact of the wafer and/or wafer holder with the electrolyte is reduced and the wafer is moved in such a way that an electrolyte wetting wave front is maintained throughout immersion of the wafer also minimizing air entrapment.
Type:
Grant
Filed:
April 14, 2015
Date of Patent:
March 7, 2017
Assignee:
Novellus Systems, Inc.
Inventors:
Manish Ranjan, Shantinath Ghongadi, Frederick Dean Wilmot, Douglas Hill, Bryan L. Buckalew
Abstract: A tungsten nucleation film is formed on a surface of a semiconductor substrate by alternatively providing to that surface, reducing gases and tungsten-containing gases. Each cycle of the method provides for one or more monolayers of the tungsten film. The film is conformal and has improved step coverage, even for a high aspect ratio contact hole.
Abstract: Methods of depositing a film on a substrate surface include surface mediated reactions in which a film is grown over one or more cycles of reactant adsorption and reaction. In one aspect, the method is characterized by intermittent delivery of dopant species to the film between the cycles of adsorption and reaction.
Type:
Grant
Filed:
January 28, 2015
Date of Patent:
February 14, 2017
Assignee:
Novellus Systems, Inc.
Inventors:
Shankar Swaminathan, Jon Henri, Dennis Hausmann, Pramod Subramonium, Mandyam Sriram, Vishwanathan Rangarajan, Kirthi Kattige, Bart van Schravendijk, Andrew J. McKerrow