Patents Assigned to Numerical Technology, Inc.
-
Patent number: 6566019Abstract: One embodiment of the invention provides a system that facilitates a semiconductor fabrication process to create a line end in a manner that controls line end shortening arising from optical effects, and is especially applicable in alternating aperture phase shifting. This system operates by positioning a first mask over a photoresist layer on a surface of a semiconductor wafer. This first mask includes opaque regions and transmissive regions that are organized into a first pattern that defines an unexposed line on the photoresist layer. The system then exposes the photoresist layer through the first mask. The system also positions a second mask over the photoresist layer on the surface of the semiconductor wafer. This second mask includes opaque regions and transmissive regions that are organized into a second pattern that defines an exposure region.Type: GrantFiled: April 25, 2001Date of Patent: May 20, 2003Assignee: Numerical Technologies, Inc.Inventors: Michael E. Kling, Hua-Yu Liu
-
Publication number: 20030093251Abstract: Design geometry information from an area outside the area of interest (AOI) on a mask can be combined with inspection information from the AOI to facilitate an accurate, simulated wafer image. The design geometry information can be easily generated or accessed, thereby ensuring an uninterrupted inspection process and minimizing the associated storage costs for the simulation process. The design geometry information can be pseudo design geometry information or actual design geometry information.Type: ApplicationFiled: November 14, 2001Publication date: May 15, 2003Applicant: Numerical Technologies, Inc.Inventor: Fang-Cheng Chang
-
Publication number: 20030088837Abstract: The present invention uses an instance based (IB) representation to reduce the time required for verifying a transformed layout that was generated from a reference layout. Specifically, an IB based representation is generated from the reference layout. The IB based representation includes sets of instance cells that include a master instance cell and slave instance cells. Only a subset of each set of instance cell needs to be simulated to verify the transformed layout.Type: ApplicationFiled: December 17, 2002Publication date: May 8, 2003Applicant: Numerical Technologies Inc.Inventors: Christophe Pierrat, Chin-Hsen Lin, Fang-Cheng Chang, Yao-Ting Wang
-
Publication number: 20030088847Abstract: A method of evaluating a stepper process affected by lens aberration is provided. The method includes receiving, from a facilitator responding to a request, a set of optical models including lens aberration information, wherein the lens aberration information is difficult to extract from the optical models. A decision can be made using the set of optical models. The decision could include determining which stepper(s) can be used (or should be avoided) with a mask, a layout, a process, and/or a chemistry. The decision could include ranking a plurality of steppers based on mask data to determine the best stepper (or next best steppers) to use.Type: ApplicationFiled: November 7, 2001Publication date: May 8, 2003Applicant: Numerical Technologies, Inc.Inventors: Fang-Cheng Chang, Christophe Pierrat, J. Tracy Weed
-
Patent number: 6560766Abstract: One embodiment of the invention provides a system that analyzes a layout related to a circuit on a semiconductor chip using an instance-based representation of a set of geometrical features that comprise the layout. The system operates by receiving a representation of the layout, wherein the representation defines a plurality of nodes that include one or more geometrical features. Next, the system converts the representation into an instance-based representation by identifying multiple occurrences of identical node instances in the layout, wherein each node instance can be further processed without having to consider effects of external factors on the node instance. The system then performs an further processing on the instance-based representation by processing each node instance only once, whereby the processing does not have to be repeated on multiple occurrences of the node instance in the layout.Type: GrantFiled: July 26, 2001Date of Patent: May 6, 2003Assignee: Numerical Technologies, Inc.Inventors: Christophe Pierrat, Chin-hsen Lin, Yao-Ting Wang, Fang-Cheng Chang
-
Patent number: 6557162Abstract: A system and method for optimizing the production of lithography reticles involves identifying “proximity effect halos” around tight tolerance features in an IC layout data file. Features and defects outside the halos will not have a significant effect on the printing of the tight tolerance features. During reticle formation, the tight tolerance features and associated halos can be carefully written and inspected to ensure accuracy while the other portions of the reticle can be written/inspected less stringently for efficiency. The halo width can be determined empirically or can be estimated by process modeling. If an electron beam tool is used to write the reticle, a small spot size can be used to expose the tight tolerance features and the halos, whereas a large spot size can be used to expose the remainder of the reticle. A reticle production system can include a computer to read an IC layout data file, identify tight tolerance features, and define proximity effect halos.Type: GrantFiled: September 29, 2000Date of Patent: April 29, 2003Assignee: Numerical Technologies, Inc.Inventor: Christophe Pierrat
-
Patent number: 6553560Abstract: One embodiment of the invention provides a system and a method for reducing line end shortening during an optical lithography process for manufacturing an integrated circuit. The system operates by receiving a specification of the integrated circuit, wherein the specification defines transistors that include gates. Next, the system identifies a gate within the specification, wherein the gate includes an endcap that is susceptible to line end shortening during the optical lithography process. The system then extends a phase shifter used to form the gate, so that the phase shifter defines at least a portion of the endcap and thereby reduces line end shortening of the endcap due to optical effects.Type: GrantFiled: May 31, 2001Date of Patent: April 22, 2003Assignee: Numerical Technologies, Inc.Inventors: Melody W. Ma, Hua-Yu Liu
-
Patent number: 6551750Abstract: A structure and method are provided to ensure self-aligned fabrication of a tri-tone attenuated phase-shifting mask. A sub-resolution, 0 degree phase, greater than 90% transmission rim is provided along the edge of an opaque region. The alignment of this sub-resolution rim with the opaque and attenuated regions of the mask is performed in a single patterning step. In one embodiment, a narrow opaque region can be replaced by a sub-resolution, 0 degree phase, greater than 90% transmission line.Type: GrantFiled: March 16, 2001Date of Patent: April 22, 2003Assignee: Numerical Technologies, Inc.Inventor: Christophe Pierrat
-
Publication number: 20030068566Abstract: A full phase shifting mask (FPSM) can be advantageously used in a damascene process for hard-to-etch metal layers. Because the FPSM can be used with a positive photoresist, features on an original layout can be replaced with shifters on a FPSM layout. Adjacent shifters should be of opposite phase, e.g. 0 and 180 degrees. In one embodiment, a dark field trim mask can be used with the FPSM. The trim mask can include cuts that correspond to cuts on the FPSM. Cuts on the FPSM can be made to resolve phase conflicts between proximate shifters. In one case, exposing two proximate shifters on the FPSM and a corresponding cut on the trim mask can form a feature in the metal layer. The FPSM and/or the trim mask can include proximity corrections to further improve printing resolution.Type: ApplicationFiled: November 14, 2002Publication date: April 10, 2003Applicant: Numerical Technologies, Inc.Inventor: Christophe Pierrat
-
Publication number: 20030070155Abstract: One embodiment of the invention provides a system that automatically resolves conflicts between phase shifters during creation of a phase shifting mask to be used in an optical lithography process for manufacturing an integrated circuit. Upon receiving a specification of a layout on the integrated circuit, the system identifies critical-dimension features within the layout. Next, the system places phase shifters comprised of phase shifting geometries on the phase shifting mask to precisely define the critical-dimension features. In doing so, the system identifies junctions within and/or between the critical-dimension features, and removes phase shifting geometries associated with the junctions to obviate coloring conflicts between phase shifters on the phase shifting mask. In one embodiment of the invention, the junctions include T-junctions and/or L-junctions.Type: ApplicationFiled: October 9, 2001Publication date: April 10, 2003Applicant: Numerical Technologies, Inc.Inventors: Shao-Po Wu, Seonghun Cho, Alexandre Arkhipov, Ilya Grishashvili
-
Publication number: 20030066038Abstract: One embodiment of the invention provides a system and a method for reducing line end shortening during an optical lithography process for manufacturing an integrated circuit. The system operates by receiving a specification of the integrated circuit, wherein the specification defines transistors that include gates. Next, the system identifies a gate within the specification, wherein the gate includes an endcap that is susceptible to line end shortening during the optical lithography process. The system then extends a phase shifter used to form the gate, so that the phase shifter defines at least a portion of the endcap and thereby reduces line end shortening of the endcap due to optical effects.Type: ApplicationFiled: December 6, 2002Publication date: April 3, 2003Applicant: Numerical Technologies, Inc.Inventors: Melody W. Ma, Hua-Yu Liu
-
Patent number: 6541165Abstract: Techniques are provided for extending the use of phase shift techniques to implementation of masks used for complex layouts in the layers of integrated circuits, beyond selected critical dimension features such as transistor gates to which such structures have been limited in the past. The method includes identifying features for which phase shifting can be applied, automatically mapping the phase shifting regions for implementation of such features, resolving phase conflicts which might occur according to a given design rule, and application of sub-resolution assist features within phase shift regions and optical proximity correction features to phase shift regions. Both opaque field phase shift masks and complementary binary masks defining interconnect structures and other types of structures that are not defined using phase shifting, necessary for completion of the layout of the layer are produced.Type: GrantFiled: September 26, 2000Date of Patent: April 1, 2003Assignee: Numerical Technologies, Inc.Inventor: Christophe Pierrat
-
Publication number: 20030061592Abstract: Layout processing can be applied to an integrated circuit (IC) layout using a shape-based system. A shape can be defined by a set of associated edges in a specified configuration. A catalog of shapes is defined and layout processing actions are associated with the various shapes. Each layout processing action applies a specified layout modification to its associated shape. A shape-based rule system advantageously enables efficient formulation and precise application of layout modifications. Shapes/actions can be provided as defaults, can be retrieved from a remote source, or can be defined by the user. The layout processing actions can be compiled in a bias table.Type: ApplicationFiled: July 12, 2002Publication date: March 27, 2003Applicant: Numerical Technologies, Inc.Inventors: Deepak Agrawal, Fang-Cheng Chang, Hyungjip Kim, Yao-Ting Wang, Myunghoon Yoon
-
Publication number: 20030061587Abstract: One embodiment of the invention provides a system to facilitate visualization of optical proximity corrections to a circuit layout. This system operates by receiving an input circuit layout and a set of optical proximity correction parameters. The system performs an optical proximity correction on this input circuit layout using the set of optical proximity correction parameters. The output of the optical proximity correction process includes an output circuit layout with optical proximity corrections. This output also includes additional information that allows a user to visualize how the set of optical proximity corrections were determined. Notably, the additional information can be stored in the same representation as the output circuit layout and viewed with the same viewer used for viewing the output circuit layout.Type: ApplicationFiled: September 21, 2001Publication date: March 27, 2003Applicant: Numerical Technologies, Inc.Inventors: Youping Zhang, Christophe Pierrat
-
Publication number: 20030061583Abstract: Design rule checking (DRC) can be applied to a mask layout using a shape-based system. A shape includes a set of associated edges in a specified configuration. Design rules can then be based on various shapes, advantageously enabling efficient formulation and precise application of design rules. A concurrent processing methodology can be used to minimize processing overhead during this rule application. Design rules can also be incorporated into a lookup table (LUT) to further reduce DRC runtime by substantially minimizing the number of times a design rule must actually be calculated. A LUT can also improve DRC runtime for edge-based, concurrent processing DRC systems. A DRC system can also be connected to a network across which design rules and mask layout data files can be accessed and retrieved.Type: ApplicationFiled: September 14, 2001Publication date: March 27, 2003Applicant: Numerical Technologies, Inc.Inventor: Vinod K. Malhotra
-
Patent number: 6539521Abstract: A technique for forming a fabrication layout, such as a mask layout, for a physical design layer, such as a design for an integrated circuit, includes identifying evaluation points on an edge of a polygon corresponding to the design layer for correcting proximity effects. An evaluation point is determined for the edge based on a first target length for corner segments, a second target length for non-corner segments, and characteristics of the edge. It is then determined how to correct at least a portion of the edge for proximity effects based on an analysis at the evaluation point. Another technique determines an edge type of the edge of the polygon based on the first target length for corner segments, the second target length for non-corner segments, and the characteristics of the edge. Then, the edge is divided into segments based on the edge type and the characteristics of the edge.Type: GrantFiled: September 29, 2000Date of Patent: March 25, 2003Assignee: Numerical Technologies, Inc.Inventors: Christophe Pierrat, Youping Zhang
-
Publication number: 20030056190Abstract: Methods and apparatuses for preparing layouts and masks that use phase shifting to enable production of subwavelength features on an integrated circuit in close (optical) proximity to other structures are described. One embodiment selects from several strategies for resolving conflicts between phase shifters used to define features and (optically) proximate structures that are being defined other than by phase shifting. One embodiment adds additional phase shifters to define the conflicting structures. Another embodiment corrects the shape of the phase shifters in proximity to a conflicting structure. Resulting integrated circuits can include a greater number of subwavelength features even in areas that are in close proximity to structures that were not initially identified for production using a phase shifting mask.Type: ApplicationFiled: October 15, 2002Publication date: March 20, 2003Applicant: Numerical Technologies, Inc.Inventors: Hua-Yu Liu, Christophe Pierrat, Kent Richardson
-
Publication number: 20030049550Abstract: One embodiment of the invention provides a system for analyzing a layout related to a circuit on a semiconductor chip. The system operates by receiving a design hierarchy specifying the layout of the circuit. This layout includes a set of hierarchically organized nodes, wherein a given node specifies a geometrical feature that is comprised of lower-level geometrical features that are represented by lower-level nodes located under the given node in the design hierarchy. The system operates by modifying the design hierarchy by examining a set of sibling nodes that are located under a parent node in the design hierarchy in order to identify a set of interacting geometrical features between the set of sibling nodes. Next, the system then moves the set of interacting geometrical features to a new child node under the parent node, and then performs an analysis on the modified design hierarchy.Type: ApplicationFiled: September 10, 2001Publication date: March 13, 2003Applicant: Numerical Technologies, Inc.Inventor: Masoud Manoo
-
Publication number: 20030051219Abstract: One embodiment of the invention provides a system for analyzing a layout related to a circuit on a semiconductor chip. The system operates by receiving a design hierarchy specifying the layout of the circuit. This design hierarchy includes a set of hierarchically organized nodes, wherein a given node in the design hierarchy specifies a geometrical feature that is comprised of lower-level geometrical features that are represented by lower-level nodes located under the given node in the design hierarchy. The system modifies the design hierarchy by, examining a set of sibling nodes that are located under a parent node in the design hierarchy in order to identify a set of interacting geometrical features between the set of sibling nodes. The system then moves the set of interacting geometrical features from the sibling nodes to the parent node, so that the interaction is visible at the parent node.Type: ApplicationFiled: September 10, 2001Publication date: March 13, 2003Applicant: Numerical Technologies, Inc.Inventor: Masoud Manoo
-
Publication number: 20030044059Abstract: Automated techniques for identifying dummy/main features on a mask layer are provided. In a multiple mask layer technique, the definition of a dummy/main feature can be based on connectivity information or functional association information. In a geometry technique, the definition of a dummy/main feature can be based on a feature size, a feature shape, a pattern of features, or a proximity of a feature to a neighboring feature. In one embodiment, multiple definitions and multiple techniques can be used.Type: ApplicationFiled: August 28, 2001Publication date: March 6, 2003Applicant: Numerical Technologies, Inc.Inventors: Fang-Cheng Chang, Christophe Pierrat