Abstract: Devices and methods for improving voltage handling and/or bi-directionality of stacks of elements when connected between terminals are described. Such devices and method include use of symmetrical compensation capacitances, symmetrical series capacitors, or symmetrical sizing of the elements of the stack.
Type:
Grant
Filed:
February 11, 2014
Date of Patent:
August 11, 2015
Assignee:
Peregrine Semiconductor Corporation
Inventors:
Tero Tapio Ranta, Shawn Bawell, Robert W. Greene, Christopher N. Brindle, Robert Mark Englekirk
Abstract: A structure and method for reducing second-order harmonic distortion in FET devices used in applications that are sensitive to such distortion, such as switching RF signals. The asymmetry of the drain-to-body capacitance Cdb and source-to-body capacitance Csb of a FET device are equalized by adding offsetting capacitance or a compensating voltage source.
Abstract: Various envelope tracking amplifiers are presented that can be switched between an ET (envelope tracking) mode and a non-ET mode. Switches and/or tunable components are utilized in constructing the envelope tracking amplifiers that can be switched between the ET mode and the non-ET mode.
Type:
Grant
Filed:
March 14, 2013
Date of Patent:
July 28, 2015
Assignee:
Peregrine Semiconductor Corporation
Inventors:
Dan William Nobbe, Jeffrey A. Dykstra, Chris Olson, James S. Cable
Abstract: A method and apparatus for use in improving linearity sensitivity of MOSFET devices having an accumulated charge sink (ACS) are disclosed. The method and apparatus are adapted to address degradation in second- and third-order intermodulation harmonic distortion at a desired range of operating voltage in devices employing an accumulated charge sink.
Type:
Grant
Filed:
March 5, 2014
Date of Patent:
July 21, 2015
Assignee:
Peregrine Semiconductor Corporation
Inventors:
Christopher N. Brindle, Jie Deng, Alper Genc, Chieh-Kai Yang
Abstract: Methods and system for using a multifunctional filter to minimize insertion loss in a multi-mode communications system are described. Specifically described is a multifunctional filter that is configurable to operate in a band-pass mode when a first type of signal is propagated through the multifunctional filter, and to operate in a low-pass mode when a second type of signal is propagated through the multifunctional filter. The multifunctional filter presents a lower insertion loss to the second type of signal when operating in the low-pass mode than in the band-pass mode.
Abstract: A method and circuit for significantly reducing positive switching transients (glitches) of digital step attenuators (DSA's) by controlling the timing of state transitions for individual attenuator stages within a DSA. Such control prevents the DSA output power from peaking during attenuation state transitions and ensures that any transient glitch during the transition results in reduced power at the DSA output. Attenuation stage timing delay can be implemented on an integrated circuit die or “chip” for monolithic implementations of a DSA by adding circuitry which ensures that any attenuation state changes result in increased attenuation rather than decreased attenuation, thereby reducing or eliminating positive transient glitches at the DSA output.
Abstract: A FET-based RF switch architecture and method that provides for independent control of FETs within component branches of a switching circuit. With independent control of branch FETs, every RF FET in an inactive branch that is in an “open” (capacitive) state can be shunted to RF ground and thus mitigate impedance mismatch effects. Providing a sufficiently low impedance to RF ground diminishes such negative effects and reduces the sensitivity of the switch circuit to non-matched impedances.
Type:
Application
Filed:
December 11, 2013
Publication date:
June 11, 2015
Applicant:
Peregrine Semiconductor Corporation
Inventors:
Michael Conry, Kevin Roberts, Edward Nicholas Comfoltey
Abstract: Methods and systems for providing current sensing over an extended area, such as a substrate of an integrated circuit, are described. The described methods and systems particularly describe a circuit layout procedure and configuration that can be used to carry out current sensing at diverse locations in the extended area.
Abstract: Methods and apparatuses for a soft-start function with auto-disable are described. Such methods and apparatuses can gradually increase a voltage towards a reference voltage using a ramp generator and a control loop and can disable the ramp generator and the control loop once the voltage has reached the reference voltage.
Abstract: Embodiments of resonator circuits and modulating resonators and are described generally herein. One or more acoustic wave resonators may be coupled in series or parallel to generate tunable filters. One or more acoustic wave resonances may be modulated by one or more capacitors or tunable capacitors. One or more acoustic wave modules may also be switchable in a filter. Other embodiments may be described and claimed.
Abstract: Devices and methods for improving reliability of sealable periphery amplifiers is described. Amplifier segments of the sealable periphery architecture can be rotated to distribute wear. Further, extra amplifier segments can be implemented on amplifier dies to extend the overall lifetime of amplifiers.
Abstract: Device and methods for improving consistency of operation and therefore yield of sealable periphery amplifiers is described, Amplifier size of the scalable periphery architecture can be adjusted to obtain part-to-part consistency of operating performance as per a defined/desired set of criteria. Amplifier segments of the scalable periphery architecture can be rotated to distribute wear. Further, extra amplifier segments can be implemented on amplifier dies to extend the overall lifetime of amplifiers.
Abstract: Methods and devices are disclosed for testing an electronic assembly comprising a number of segments. In one embodiment, a scalable periphery amplifier may comprise a number of amplifier segments. In one embodiment a method of testing the amplifier segments in a scalable periphery architecture is described. One or more of the amplifier segments can be independently turned on and/or turned off to achieve desired impedance characteristics of the overall amplifier to test the scalable periphery amplifier. In another embodiment, the electronic assembly comprises digitally tunable capacitors.
Abstract: A method and circuit for significantly reducing the switching transients of a digital step attenuator (DSA) by employing a segmented architecture that combines thermometer and binary coded stages. This approach reduces the number of attenuator stages switching at the same time and thus minimizes any glitch amplitude. Embodiments of a segmented DSA may be realized with “pi” and “bridged-T” attenuators, as well as with simple tuned L-pad attenuators combined in a resistor ladder network.
Abstract: A level shifter, or method, producing a final output from a driver supplied by a high-side source driver providing VDD or common, and a low-side source driver providing common or VSS. A delay is introduced to prevent a source driver output at common from beginning to transition toward a supply rail until a delaying source driver at a rail begins transitioning toward common. The level shifter may be single-ended or differential, and the delaying source driver may be coupled to the same final output driver as is the delayed source driver, or may be coupled to a different final output driver. The level shifter may have a second level shifter front end stage, which may have high-side and low-side intermediate source driver outputs coupled by a capacitor, and/or may couple one of the supplies to all intermediate source drivers via a common impedance or current limit Zs.
Type:
Grant
Filed:
July 17, 2009
Date of Patent:
May 12, 2015
Assignee:
Peregrine Semiconductor Corporation
Inventors:
Tae Youn Kim, Robert Mark Englekirk, Dylan J. Kelly
Abstract: Dual path level shifter methods and devices are described. The described level shifter devices can comprise voltage-to-current and current-to-voltage converters.
Abstract: A method and apparatus for use in a digitally tuning a capacitor in an integrated circuit device is described. A Digitally Tuned Capacitor DTC is described which facilitates digitally controlling capacitance applied between a first and second terminal. In some embodiments, the first terminal comprises an RF+ terminal and the second terminal comprises an RF? terminal. In accordance with some embodiments, the DTCs comprise a plurality of sub-circuits ordered in significance from least significant bit (LSB) to most significant bit (MSB) sub-circuits, wherein the plurality of significant bit sub-circuits are coupled together in parallel, and wherein each sub-circuit has a first node coupled to the first RF terminal, and a second node coupled to the second RF terminal. The DTCs further include an input means for receiving a digital control word, wherein the digital control word comprises bits that are similarly ordered in significance from an LSB to an MSB.
Abstract: An arrangement and a method for improving the efficiency of a multistage switching amplifier using a resonant circuit element is presented. The multistage amplifier comprises a pre-diver amplifier, a final stage amplifier and a series L-C arrangement coupled between the pre-driver amplifier and the final stage amplifier. The series L-C arrangement forms a parallel L-C resonant circuit with a gate to source capacitor of an input transistor of the final stage amplifier. An oscillation of energy takes place between the gate to source capacitor of the input transistor of the final stage amplifier and the series L-C arrangement. This oscillation of energy provides the final stage amplifier with driving current and improves efficiency of the overall multistage amplifier arrangement.
Abstract: Methods and systems for reducing parasitic loading on a power supply output in RF amplifier arrangements used in multiband and/or multitude RF circuits are presented. Such RF circuits can comprise a plurality of RF amplifiers of which only one is activated for a given desired transmission mode and/or band.
Type:
Application
Filed:
October 8, 2013
Publication date:
April 9, 2015
Applicant:
Peregrine Semiconductor Corporation
Inventors:
Chris Olson, Dan William Nobbe, Jeffrey A. Dykstra