Patents Assigned to Quickturn Design Systems, Inc.
  • Patent number: 8145469
    Abstract: A memory mapping system for compactly mapping dissimilar memory systems and methods for manufacturing and using same. The mapping system maps a source memory system into a destination memory system by partitioning the source memory system and disposing memory contents within the partitioned source memory system into the destination memory system. In one embodiment, the mapping system factorizes a source data width of the source memory system in terms of a destination data width of the destination memory system to form at least one data sub-width. A source memory sub-region is defined for each data sub-width. The memory contents associated with each source memory sub-region are disposed within the destination memory system in a side-by-side manner across selected destination memory registers of the destination memory system. The mapping system thereby can compactly map the memory contents into the destination memory system without a loss of valuable memory space.
    Type: Grant
    Filed: April 17, 2009
    Date of Patent: March 27, 2012
    Assignee: Quickturn Design Systems, Inc.
    Inventor: Alexandre Birguer
  • Patent number: 7937258
    Abstract: A memory mapping system for providing compact mapping between dissimilar memory systems and methods for manufacturing and using same. The memory mapping system can compactly map contents from one or more first memory systems into a second memory system without a loss of memory space in the second memory system. Advantageously, the memory mapping system can be applied to hardware emulator memory systems to more efficiently map design memory systems into an emulation memory system during compilation.
    Type: Grant
    Filed: June 24, 2009
    Date of Patent: May 3, 2011
    Assignee: Quickturn Design Systems, Inc.
    Inventor: Alexandre Birguer
  • Patent number: 7738398
    Abstract: An identification system for identifying and validating selected components of a communication system and methods for manufacturing and using same. The communication system includes a host system that is configured to couple with one or more target systems. When the host system is coupled with a selected target system, the communication system can enter an identification mode wherein the selected target system can provide identification data to the host system. The identification data includes information regarding at least one target system characteristic associated with the selected target system such that the host system can attempt to identify the selected target system based at least in part upon the target system characteristics. Once the selected target system has been identified, the communication system likewise can at least partially reconfigure the host system, as necessary, such that the host system can be compatible with the selected target system.
    Type: Grant
    Filed: November 17, 2004
    Date of Patent: June 15, 2010
    Assignee: Quickturn Design Systems, Inc.
    Inventors: Barton L. Quayle, Mitchell G. Poplack, Peter Tannenbaum
  • Patent number: 7739093
    Abstract: A processor-based emulation system for emulating an integrated circuit design, the processor-based emulation system including emulation circuitry and capture circuitry. The capture circuitry is operable to capture processing results from the emulation circuitry. The captured processing results can be used to identify functional errors in the integrated circuit design. Because the processor-based emulation system includes capture circuitry, emulation circuitry is not used for capturing the processing results.
    Type: Grant
    Filed: January 31, 2005
    Date of Patent: June 15, 2010
    Assignee: Quickturn Design System, Inc.
    Inventors: William F. Beausoleil, Lawrence A. Thomas, Arthur P. Sarkisian, Beshara Elmufdi
  • Patent number: 7738399
    Abstract: An identification system for identifying and validating selected components of a communication system and methods for manufacturing and using same. The communication system includes a host system that is configured to couple with one or more target systems. When the host system is coupled with a selected target system, the communication system can enter an identification mode wherein the selected target system can provide identification data to the host system. The identification data includes information regarding at least one target system characteristic associated with the selected target system such that the host system can attempt to identify the selected target system based at least in part upon the target system characteristics. Once the selected target system has been identified, the communication system likewise can at least partially reconfigure the host system, as necessary, such that the host system can be compatible with the selected target system.
    Type: Grant
    Filed: November 17, 2004
    Date of Patent: June 15, 2010
    Assignee: Quickturn Design Systems Inc.
    Inventors: Barton L. Quayle, Mitchell G. Poplack, Peter Tannenbaum
  • Patent number: 7739097
    Abstract: A hardware emulation system is disclosed which reduces hardware cost by time multiplexing multiple design signals onto physical logic chip pins and printed circuit board. The hardware emulation system comprises a plurality of reprogrammable logic devices, and a plurality of reprogrammable interconnect devices. The logic devices and interconnect devices are interconnected together such that multiple design signals share common I/O pins and circuit board traces through the use of multiplexing.
    Type: Grant
    Filed: April 22, 2002
    Date of Patent: June 15, 2010
    Assignee: Quickturn Design Systems Inc.
    Inventors: Stephen P. Sample, Mikhail Bershteyn, Michael R. Butts, Jerry R. Bauer
  • Patent number: 7721036
    Abstract: A target interface system for flexibly routing and timing communication signals exchanged between selected components of a communication system and methods for manufacturing and using same. Under the control of a host system, the target interface system samples an output data signal provided by the host system and includes a reconfigurable datapath for flexibly routing the sampled data signal to a selected target I/O pin of the target interface system. The selected target I/O pin provides the sampled data signal as an outgoing target data signal to a target system and likewise receives an incoming target data signal from the target system. Upon sampling the incoming target data signal, the target interface system flexibly routes the sampled data signal to the host system as an input data signal. The target interface system thereby facilitates exchanges of communication signals between the host system and the target system.
    Type: Grant
    Filed: May 31, 2005
    Date of Patent: May 18, 2010
    Assignee: Quickturn Design Systems Inc.
    Inventors: Mitchell G. Poplack, John A. Maher
  • Patent number: 7640155
    Abstract: A target interface system for interfacing selected components of a communication system and methods for manufacturing and using same. The target interface system includes target interface logic that is distributed among a plurality of reconfigurable logic devices. Being coupled via a serial link, the reconfigurable logic devices each have an input connection for receiving incoming data packets and an output connection for providing outgoing data packets. The serial link couples the input and output connections of successive reconfigurable logic devices to form a dataring structure for distributing the data packets among the reconfigurable logic devices. Thereby, the dataring structure maintains data synchronization among the reconfigurable logic devices such that the distribution of the target interface logic among the reconfigurable logic devices is transparent to software.
    Type: Grant
    Filed: May 31, 2005
    Date of Patent: December 29, 2009
    Assignee: QuickTurn Design Systems, Inc.
    Inventors: Mitchell G. Poplack, John A. Maher
  • Patent number: 7606697
    Abstract: A signal conversion system for interfacing selected components of a communication system and methods for manufacturing and using same. The signal conversion system converts selected logic signals from one system component into a pair of differential logic signals and provides the pair of differential logic signals to a second system component, resolving any logical and/or temporal artifacts. While one or more of the selected logic signals change signal state, the signal conversion system maintains the pair of differential logic signals in a first valid combined signal state until the signal state of the selected logic signals corresponds to a second valid combined signal state for the pair of differential logic signals. The signal verification system then updates the pair of differential logic signals to have the second valid combined signal state. The system components thereby can communicate, exchanging differential communication signals while maintaining duty cycle and avoiding signaling glitches.
    Type: Grant
    Filed: May 31, 2005
    Date of Patent: October 20, 2009
    Assignee: Quickturn Design Systems, Inc.
    Inventors: Mitchell G. Poplack, John A. Maher
  • Patent number: 7555424
    Abstract: Methods and apparatus, including computer program products, for emulating a memory circuit in a logic emulation system. The system includes at least one log memory associated with the emulated memory. Each log memory location is marked invalid at a predetermined time. The system receives one or more memory write requests after the predetermined time, each memory write request specifying new data to be written to a specified memory location. If a log memory location corresponding to the specified memory location is marked invalid, a pre-write content of the specified memory location is copied to the corresponding log memory location and the corresponding log memory location is marked as valid, prior to writing the new data at the specified memory location in the emulated memory. The emulated memory is restored to the predetermined time by copying a content of each log memory location marked valid to the emulated memory.
    Type: Grant
    Filed: March 16, 2006
    Date of Patent: June 30, 2009
    Assignee: Quickturn Design Systems, Inc.
    Inventors: Alon Kfir, Platon Beletsky
  • Patent number: 7555423
    Abstract: The present system and methods are directed to the interconnection of clusters of emulation processors comprising emulation processors in a software-driven hardware design verification system. The processors each output one NBO output signal. The clusters are interconnected by partitioning a common NBO bus into a number of smaller NBO busses, each carrying unique NBO signals but together carrying every NBO. Each of the smaller NBO busses are passed into a series of multiplexers, each dedicated to a particular processor. The multiplexers select a signal for output back to the emulation clusters. The multiplexers that handle these smaller NBO busses are narrower than was previously required, thus reducing the amount of power, interconnect, and area required by the multiplexer array and dedicated interconnect.
    Type: Grant
    Filed: December 29, 2005
    Date of Patent: June 30, 2009
    Assignee: Quickturn Design Systems, Inc.
    Inventors: William F. Beausoleil, Mitchell G. Poplack, Steven T Comfort, Beshara Elmufdi
  • Patent number: 7440884
    Abstract: A method and apparatus for debugging circuit designs having random access memory therein. The circuit design is emulated on a hardware logic emulator. The RAM emulated by the emulator can be rewound to a previous state, and then replayed. The RAM emulated by the emulator can also be reconstructed to a state the RAM maintained at some point during a trace window.
    Type: Grant
    Filed: February 24, 2003
    Date of Patent: October 21, 2008
    Assignee: Quickturn Design Systems, Inc.
    Inventors: Platon Beletsky, Alon Kfir, Tsair-Chin Lin
  • Patent number: 7440866
    Abstract: A target interface system for interfacing selected components of a communication system and methods for manufacturing and using same. Being reconfigurable to support an extensive range of conventional input/output technologies, the target interface system downloads a selected image associated with a desired input/output technology prior to runtime. The selected image identifies an appropriate output driver supply voltage, and any auxiliary voltages are controlled as functions of the output driver supply voltage to limit voltage inconsistencies. Defaulting each voltage to its least dangerous state when unprogrammed, the target interface system subsequently monitors the voltages, disabling the input/output connections if a problem is detected. The target interface system likewise detects when a selected system component is absent, unpowered, and/or wrongly powered and provides contention detection.
    Type: Grant
    Filed: May 31, 2005
    Date of Patent: October 21, 2008
    Assignee: Quickturn Design Systems Inc.
    Inventors: John A. Maher, Mitchell Grant Poplack
  • Patent number: 7404160
    Abstract: A method and system for hardware based reporting of assertion information for emulation and hardware acceleration is disclosed. In one embodiment, a method of performing assertion-based verification, comprises providing a user interface to design assertions that aid in verifying an integrated circuit design. Assertion instrumentation code is generated to implement the assertions in hardware as assertion instrumentation. The assertion instrumentation code is provided to an emulator that generates the assertion instrumentation.
    Type: Grant
    Filed: February 18, 2005
    Date of Patent: July 22, 2008
    Assignee: Quickturn Design Systems Inc.
    Inventors: Lisa J. Piper, Carol Lemche, Arthur Jurchisin, Purnima Das
  • Patent number: 7379861
    Abstract: An improved emulation system having an improved trigger mechanism is disclosed. During the compilation of the circuit design, a portion of the emulation resources are reserved for dynamic netlists. The dynamic netlists allows a user to create arbitrary trigger circuits that can be based on any signal generated by the device under test during run time, including signals that were optimized out of the design during the compilation process. The dynamic netlists can be loaded and used in the emulator without having to recompile the entire design, which could take many hours. This enables a user to quickly and efficiently debug circuit designs.
    Type: Grant
    Filed: May 19, 2005
    Date of Patent: May 27, 2008
    Assignee: Quickturn Design Systems, Inc.
    Inventors: Alon Kfir, Viktor Salitrennik
  • Patent number: 7356455
    Abstract: An optimized interface for simulation and visualization data transfer between an emulation system and simulator is disclosed. In one embodiment, a method of transferring data between a simulator to an emulator across an interface, comprises updating a simulator buffer of the simulator to contain a desired input state for an emulation cycle. A target write to the interface is performed to indicate that the emulation cycle can proceed. The emulation cycle is completed using an instruction sequencer within the interface independent of the simulator.
    Type: Grant
    Filed: October 28, 2004
    Date of Patent: April 8, 2008
    Assignee: Quickturn Design Systems, Inc.
    Inventors: Barton Quayle, Mitchell G. Poplack
  • Patent number: 7260794
    Abstract: A design verification system utilizing programmable logic devices having varying numbers of logic processors, macro processors, memory processors and general purpose processors programmed therein is disclosed. These various processors can execute Boolean functions, macro operations, memory operations, and other computer instructions. This avoids either the need to implement logic or the need to compile the design into many gate-level Boolean logic operations for logic processors. Improved efficiency in the form of lower cost, lower power and/or higher speeds are the result when verifying certain types of designs.
    Type: Grant
    Filed: September 23, 2003
    Date of Patent: August 21, 2007
    Assignee: Quickturn Design Systems, Inc.
    Inventor: Michael R. Butts
  • Patent number: 7257524
    Abstract: A fully synthesizeable Simulation Control Module (SCM) controls and monitors the simulation of a design under test (DUT). A clock generator within the SCM and a Software clock facility residing on the host workstation are responsible for providing the clocks for the DUT. The SCM and the hardware clock facility are dynamically generated at build time to suit the needs of the DUT. They maximize performance by automatically generating clock waveforms for designs containing multiple asynchronous clocks, thereby decreasing the frequency of accelerator-workstation interaction. The software clock facility has the ability to directly drive the DUT and is responsible for managing the simulation time and clock parameters. The SCM is also responsible for monitoring an abort condition such as a trigger to execute an external software model. The SCM and the clock facilities allow the hardware accelerator to efficiently support multiple asynchronous clock domains, execution of external software models and co-simulation.
    Type: Grant
    Filed: September 18, 2002
    Date of Patent: August 14, 2007
    Assignee: Quickturn Design Systems, Inc.
    Inventors: William John Schilp, Pramodini Arramreddy, Krishna Babu Bangera, Makarand Yashwant Joshi
  • Patent number: 7107203
    Abstract: A system and method for determining which of several possible cable lengths has been used by reversing the end-to-end correspondence of at least two conductors in the cable. A different two conductors are selected to identify respective different cable lengths. Each input pin is connected to a correspondingly identified output pin, except for the pair with the outputs reversed, which pair signifies the cable length.
    Type: Grant
    Filed: September 6, 2000
    Date of Patent: September 12, 2006
    Assignee: Quickturn Design Systems Inc.
    Inventors: William F. Beausoleil, R. Bryan Cook, Tak-kwong Ng, Helmut Roth, Peter Tannenbaum, Lawrence A. Thomas, Norton J. Tomassetti
  • Patent number: 7054802
    Abstract: A system is provided to increase the accessibility of registers and memories in a user's design undergoing functional verification in a hardware-assisted design verification system. A packet-based protocol is used to perform data transfer operations between a host workstation and a hardware accelerator for loading data to and unloading data from the registers and memories in a target design under verification (DUV) during logic simulation. The method and apparatus synthesizes interface logic into the DUV to provide for greater access to the registers and memories in the target DUV which is simulated with the assistance of the hardware accelerator.
    Type: Grant
    Filed: June 11, 2001
    Date of Patent: May 30, 2006
    Assignee: Quickturn Design Systems, Inc.
    Inventor: Takahide Ohkami