Patents Assigned to Saifun Semiconductors Ltd.
-
Publication number: 20070171717Abstract: A method for operating a non-volatile memory cell device, the method including providing an array of memory array cells connected to word lines and local bit lines, the local bit lines being connected to global bit lines via select transistors, the array being divided into isolated sectors, providing a sense amplifier operative to sense the memory array cells via a sensing path that includes at least one of the local bit lines, at least one of the select transistors, at least one accessed global bit line, and a YMUX, providing a reference cell located in a reference mini-array, the reference cell being connected to the YMUX and being connected to the sense amplifier via another sensing path, driving both the memory array cells and the reference cells with a common bit line (BL) driver connected to the memory array cells and the reference cells via the YMUX through accessed global bit lines, and matching the sensing path of the memory array cell and the sensing path of the reference cell to the sense amplifierType: ApplicationFiled: July 19, 2006Publication date: July 26, 2007Applicant: Saifun Semiconductors Ltd.Inventors: Yair Sofer, Eduardo Maayan, Yoram Betser
-
Patent number: 7242618Abstract: A method includes changing a read reference level for reading a group of memory cells as a function of changes in a threshold voltage distribution of a different group of memory cells. The changing step includes determining a history read reference level of a group of history cells associated with a group of memory cells of a non-volatile memory cell array, allowing correct reading of the group of history cells, selecting a memory read reference level according to the first read reference level, and reading the non-volatile memory array cells.Type: GrantFiled: August 17, 2005Date of Patent: July 10, 2007Assignee: Saifun Semiconductors Ltd.Inventors: Assaf Shappir, Eli Lusky, Guy Cohen
-
Publication number: 20070153575Abstract: As part of the present invention, a memory cell may be operated using reference cells having a threshold offset circuit. According to some embodiments of the present invention, a threshold offset value may be determined for a memory cell to be operated based on a location (e.g. memory segment within a memory array) of the memory cell. An input offset circuit of a global reference cell may be adjusted by the threshold offset value for the memory cell; and the memory cell may be operated (e.g. read, written or erased) using the global reference cell whose input offset circuit has been adjusted by the threshold offset value. According to some embodiments of the present invention global reference cells may consist of multiple sets of reference cells, wherein, according to some aspects, each set of the multiple sets of reference cells may be used for operating a different memory array segment.Type: ApplicationFiled: January 3, 2006Publication date: July 5, 2007Applicant: Saifun Semiconductors, Ltd.Inventor: Guy Cohen
-
Patent number: 7233192Abstract: A method includes controlling the connection of a charge pump output to a load capacitor as a function of activation control signals to an oscillator controlling the charge pump. A charge pump system includes a charge pump, an oscillator, a switching element and an enable signal generator. The switching element connects and disconnects the charge pump from a load capacitor. The enable signal generator is connected to the oscillator and to the switching element and enables and disables the oscillator and the switching element as a function of the output of the charge pump.Type: GrantFiled: April 6, 2005Date of Patent: June 19, 2007Assignee: Saifun Semiconductors LtdInventor: Oleg Dadashev
-
Patent number: 7221138Abstract: A method for measuring output current of a charge pump, the method including providing a charge pump including a plurality of n charge pump stages, wherein an output of stage n?1(Von?1) is output to stage n, an output voltage of stage n being referred to as charge pump voltage output Vout, connecting an additional output pass device to the output of stage n?1, an output voltage of the additional output pass device being referred to as Voutm, forcing Voutm to be at least approximately equal to Vout, drawing at least one of output voltage (Voutm) and output current (Ioutm) from the additional output pass device, measuring Ioutm (e.g., comparing Ioutm with a reference current), and correlating Iout with Ioutm.Type: GrantFiled: September 27, 2005Date of Patent: May 22, 2007Assignee: Saifun Semiconductors LtdInventor: Oleg Dadashev
-
Publication number: 20070087503Abstract: A method including adjusting a threshold voltage of an NROM (nitride, read only memory) device by adjusting a work function associated with a gate terminal of the NROM device.Type: ApplicationFiled: October 17, 2005Publication date: April 19, 2007Applicant: Saifun Semiconductors, Ltd.Inventor: Eli Lusky
-
Patent number: 7202654Abstract: A high voltage regulator including a current mirror including a pair of transistors, one of the transistors being connected to a node that outputs an output voltage Vout, a diode stack that includes a plurality of serially connected transistors T0, T1, T2, . . .Type: GrantFiled: September 27, 2005Date of Patent: April 10, 2007Assignee: Saifun Semiconductors LtdInventors: Oleg Dadashev, Alexander Kushnarenko
-
Publication number: 20070069711Abstract: A high voltage regulator including a current mirror including a pair of transistors, one of the transistors being connected to a node that outputs an output voltage Vout, a diode stack that includes a plurality of serially connected transistors T0, T1, T2, . . .Type: ApplicationFiled: September 27, 2005Publication date: March 29, 2007Applicant: Saifun Semiconductors, Ltd.Inventors: Oleg Dadashev, Alexander Kushnarenko
-
Publication number: 20070069714Abstract: A method for measuring output current of a charge pump, the method including providing a charge pump including a plurality of n charge pump stages, wherein an output of stage n?1 (Von-1) is output to stage n, an output voltage of stage n being referred to as charge pump voltage output Vout, connecting an additional output pass device to the output of stage n?1, an output voltage of the additional output pass device being referred to as Voutm, forcing Voutm to be at least approximately equal to Vout, drawing at least one of output voltage (Voutm) and output current (Ioutm) from the additional output pass device, measuring Ioutm (e.g., comparing Ioutm with a reference current), and correlating Iout with Ioutm.Type: ApplicationFiled: September 27, 2005Publication date: March 29, 2007Applicant: Saifun Semiconductors, Ltd.Inventor: Oleg Dadashev
-
Publication number: 20070058444Abstract: The present invention is a method, circuit and system for erasing a non-volatile memory cell. A shunting element (e.g. transistor) may be introduced and/or activated between bit-lines to which one or more NVM cells being erased are connected. The shunting element may be located and/or activated across two bit-lines defining a given column of cells, where one or a subset of cells from the column may be undergoing an erase operation or procedure. The shunting element may be located, and/or activated, at some distance from the two bit-lines defining the given column of cells, and the shunting element may be electrically connected to the bit-lines defining the column through select transistors and/or through global bit-lines.Type: ApplicationFiled: September 6, 2005Publication date: March 15, 2007Applicants: Saifun Semiconductors, Ltd., Infineon Technologies AGInventors: Stephan Riedel, Boaz Eitan
-
Patent number: 7190620Abstract: A method and a system for operating bits of memory cells in a memory array, the method including applying a first operating pulse to a terminal of a first cell, the first operating pulse is intended to place the first cell into a predefined state; and applying a second operating pulse to a terminal of a second cell in the set, the second operating pulse is intended to place the second cell to the predefined state, and the pulse characteristics of the second operating pulse are a function of the response of the first cell to the first operating pulse.Type: GrantFiled: January 6, 2005Date of Patent: March 13, 2007Assignee: Saifun Semiconductors Ltd.Inventors: Eduardo Maayan, Boaz Eitan
-
Patent number: 7190212Abstract: Circuitry including a BGREF (bandgap voltage reference) comparator including a plurality of MOS transistors that compare a resistor divided supply voltage to a function of at least two process parameter voltages.Type: GrantFiled: June 8, 2004Date of Patent: March 13, 2007Assignee: Saifun Semiconductors LtdInventors: Joseph S. Shor, Yoram Betser, Yair Sofer
-
Publication number: 20070051982Abstract: A non-volatile memory array includes a multiplicity of memory cells, each of whose area is less than 4 F2 per cell (where F is a minimum feature size), and periphery elements to control the memory cells. The present invention also includes a non-volatile memory array which includes word lines and bit lines generally perpendicular to the word lines, with a word line pitch of less than 2 F. In one embodiment, the word lines are made of polysilicon spacers.Type: ApplicationFiled: July 18, 2006Publication date: March 8, 2007Applicant: Saifun Semiconductors Ltd.Inventors: Ilan Bloom, Boaz Eitan, Rustom Irani
-
Patent number: 7187595Abstract: A replenish circuit for a semiconductor memory device, including a bias current generating unit adapted to generate a bias current, a frequency controllable oscillator adapted to receive the bias current and to provide an oscillating output, and a pulse generator adapted to receive the oscillating output and to generate first and second pulses as a function of the oscillating output, the second pulse being embedded in the first pulse, the first pulse causing the bias current generating unit to be connected to a power supply, and the second pulse being fed to sample-and-hold circuitry adapted to sample the bias current and hold the value thereof during the first pulse.Type: GrantFiled: June 8, 2004Date of Patent: March 6, 2007Assignee: Saifun Semiconductors Ltd.Inventors: Yair Sofer, Ori Elyada, Yoram Betser
-
Publication number: 20070048940Abstract: A non-volatile memory array has word lines spaced a sub-F (sub-minimum feature size F) width apart and bit lines generally perpendicular to the word lines. The present invention also includes a method for word-line patterning of a non-volatile memory array which includes generating sub-F word lines from mask generated elements with widths of at least a minimum feature size F.Type: ApplicationFiled: July 18, 2006Publication date: March 1, 2007Applicant: Saifun Semiconductors Ltd.Inventors: Boaz Eitan, Ilan Bloom, Rustom Irani
-
Patent number: 7184313Abstract: The present invention consists of a method and system for compensating, over time and over an operating temperature range, for margin loss in a non-volatile memory (“NVM”) cell, which method comprises selection of a reference level based on temperature readings obtained from a temperature sensing element that is thermally coupled, directly or indirectly, to the NVM cell. The reference level may be selected from a group consisting of references levels of various types, or it may be obtained by adjusting the output of a single reference based on the temperature reading(s), or it may be obtained by utilizing pre-stored conversion data, which conversion data associates a given temperature reading with a corresponding temperature range that is, in turn, associated with a corresponding reference level. A pool of likewise reference cells may be provided, and the reference level may be selected from this pool, based on its association to the temperature reading.Type: GrantFiled: June 17, 2005Date of Patent: February 27, 2007Assignee: Saifun Semiconductors Ltd.Inventors: Yoram Betser, Yair Sofer, Eduardo Maayan
-
Publication number: 20070041249Abstract: A method includes determining groups of rows to erase together in order to minimize the margin loss associated with bake after a large number of program and erasure cycles. The method alternatively includes determining groups of rows to erase together to minimize the width of a resultant erase threshold voltage distribution, erasing the groups together, stopping erasure of a group when the group is erase verified and performing the step of erasing on those groups which were not previously erase verified.Type: ApplicationFiled: August 17, 2005Publication date: February 22, 2007Applicant: Saifun Semiconductors; Ltd.Inventors: Eli Lusky, Boaz Eitan
-
Publication number: 20070036007Abstract: A method for programming in parallel reference cells to be used for operating other cells of a memory cell array, the method including: a) reading each of the reference cells of a memory cell array with a sense amplifier, the sense amplifier providing an output indicative of a programmed state of the reference cell relative to another bit in the array, b) reading each of the reference cells of a memory cell array with a sense amplifier while using read conditions to determine if the reference cells have reached a target level, c) determining if a programming pulse should be applied to the reference cell by comparing the output of the sense amplifier to a predefined target “0” or “1”, d) setting a buffer bit, corresponding to the output of the sense amplifier, in a sticky bit buffer to a first logical state if the reference cell needs to be programmed, and not changing a logical state of the buffer bit if the reference cell does not need to be programmed, e) performing steps a)-d) for a desired address range iType: ApplicationFiled: August 9, 2005Publication date: February 15, 2007Applicant: Saifun Semiconductors, Ltd.Inventors: Ameet Lann, Kobi Danon, Mori Edan, Shay Galanti
-
Patent number: 7176728Abstract: A power driver circuit is provided including a low voltage source, a high voltage source, at least one input signal line, an output node, and circuitry adapted to connect the output node to the low voltage source when the input signal line is in a first state and to the high voltage source when said input signal line is in a second state.Type: GrantFiled: February 10, 2004Date of Patent: February 13, 2007Assignee: Saifun Semiconductors LtdInventor: Alexander Kushnarenko
-
Publication number: 20070032016Abstract: A method protecting a non-volatile memory device, the method including forming a non-volatile memory device including a polycide structure formed over a non-conducting charge trapping layer, and forming a protective layer over at least a portion of the polycide structure, die protective layer being adapted to absorb electromagnetic wave energy having a wavelength shorter than visible light. A device constructed in accordance with the method is also disclosed.Type: ApplicationFiled: July 20, 2006Publication date: February 8, 2007Applicant: Saifun Semiconductors Ltd.Inventors: Ilan Bloom, Boaz Eitan