Patents Assigned to Silicon Laboratories, Inc.
  • Patent number: 10893477
    Abstract: A power saving receiver has a controller which is operative to remove power from the receiver when a threshold is exceeded during reception of a packet. The threshold level is formed by comparison of any of: signal energy of unoccupied subcarriers less the signal energy in occupied subcarriers; signal energy in a first range of occupied subcarriers compared to signal energy in a different range of occupied subcarriers; error vector magnitude from a first set of subcarriers to a second set of subcarriers in a different spectral region of the channel; cyclic prefix cross-correlation, or common phase error increase.
    Type: Grant
    Filed: June 20, 2018
    Date of Patent: January 12, 2021
    Assignee: Silicon Laboratories Inc.
    Inventors: Logeshwaran Vijayan, Sriram Mudulodu
  • Patent number: 10868505
    Abstract: Embodiments of improved CMOS input stage circuits and related methods are provided herein to maintain a near constant transconductance across an entire common-mode input voltage range of the input stage. One embodiment includes a pair of NMOS input transistors and a pair of PMOS input transistors, each coupled to receive a differential input voltages at their gate terminals; a current source coupled to source terminals of the pair of PMOS input transistors and configured to generate a current; a current steering circuit configured to steer the current to the pair of NMOS input transistors and/or to the pair of PMOS input transistors, depending on whether a common mode input voltage (CMV) is greater than, less than, or substantially equal to a cross-over voltage; and a current stealing circuit configured to reduce the current when the CMV is substantially equal to the cross-over voltage.
    Type: Grant
    Filed: June 4, 2019
    Date of Patent: December 15, 2020
    Assignee: Silicon Laboratories Inc.
    Inventors: Mohamed M. Elsayed, Sudipta Sarkar
  • Patent number: 10860744
    Abstract: A system and method of downloading firmware into an embedded device while maintaining the integrity and confidentiality of the firmware is disclosed. In one embodiment, the process comprises four phases. In the first phase, unauthenticated content is written into the memory of the embedded device. In the second phase, this content is verified. In the third step, a secure connection is established between the host and the embedded device. In the fourth step, the firmware is loaded into the embedded device using this secure connection. The firmware is encrypted as it is transferred from the host to the embedded device and is never accessible outside of the embedded device.
    Type: Grant
    Filed: November 20, 2018
    Date of Patent: December 8, 2020
    Assignee: Silicon Laboratories, Inc.
    Inventor: Joshua Jay Norem
  • Patent number: 10863441
    Abstract: A system and method for optimizing battery life in Bluetooth low power nodes without appreciably affecting latency is disclosed. The low power node may vary its PollTimeout value based on certain criteria, including time of day, ambient conditions or input from other devices. In this way, power consumption is minimized during those times when latency is not anticipated to be problematic, while latency is reduced during other times. In another embodiment, the low power node may save preconstructed messages before going into a low power or sleep mode to minimize the time required to transmit those messages.
    Type: Grant
    Filed: July 17, 2018
    Date of Patent: December 8, 2020
    Assignee: Silicon Laboratories, Inc.
    Inventor: Hannu Martti Olavi Mallat
  • Patent number: 10859689
    Abstract: Systems and methods are provided that may be implemented to configure and/or reconfigure device operating modes based on relative position of a wireless transmitter to a wireless receiver that is receiving a wireless radio frequency (RF) signal transmitted from the wireless transmitting device, or vice-versa. The relative position of a wireless transmitter to a wireless receiver may be determined using any suitable technique, e.g., using Time Difference of Arrival (TDOA) of a signal received at separate antenna elements of an antenna array of the wireless receiver, using Angle of Arrival (AoA) of a signal received at an antenna array of the wireless receiver, using measured received signal strength (e.g., received signal strength indicator (RSSI) or received signal decibel-milliwatts (dBm)) of a signal received at different antenna elements of an antenna array of the wireless receiver, using Angle of Departure (AoD) of a signal transmitted from an antenna array of the wireless transmitter, etc.
    Type: Grant
    Filed: September 28, 2018
    Date of Patent: December 8, 2020
    Assignee: Silicon Laboratories Inc.
    Inventor: Jere M. Knaappila
  • Patent number: 10848165
    Abstract: In one embodiment, an apparatus includes: a digital-to-analog converter (DAC) circuit having a digital portion to receive a digital value and an analog portion to generate an analog voltage based on the digital value; and a refresh circuit coupled to the DAC circuit to clock gate provision of a first clock signal to the DAC circuit when the digital portion is inactive.
    Type: Grant
    Filed: May 21, 2019
    Date of Patent: November 24, 2020
    Assignee: Silicon Laboratories Inc.
    Inventors: Mudit Srivastava, Paul Zavalney, William Durbin
  • Patent number: 10840861
    Abstract: A receiver signal path includes a programmable flat gain stage configured to provide an amplified differential pair of signals based on a first frequency response having a selectable flat gain and a differential input pair of signals received on an input differential pair of nodes. The receiver signal path includes a peaking gain stage configured to generate a second amplified differential pair of signals based on the amplified differential pair of signals according to a second frequency response including a first peak gain at or near a carrier frequency in a first pass band. The first peak gain occurs just prior to a first cutoff frequency of the peaking gain stage. The programmable flat gain stage and the peaking gain stage are configured as a variable peaking gain stage. The selectable flat gain is selectively programmed based on a predetermined power consumption of a receiver path.
    Type: Grant
    Filed: July 31, 2019
    Date of Patent: November 17, 2020
    Assignee: Silicon Laboratories Inc.
    Inventor: Mohammad Al-Shyoukh
  • Patent number: 10840232
    Abstract: An array of capacitors on an integrated circuit includes a plurality of unit capacitors. Each unit capacitor includes an isolated capacitor node formed in a pillar structure. Each unit capacitor further includes a shared capacitor adjacent to the isolated capacitor node. The shared capacitor node is electrically coupled to shared capacitor nodes of other unit capacitors in the array. Each unit capacitor further includes a shield node coupled to a low impedance node and formed adjacent to the isolated capacitor node to reduce the chance of capacitance forming between conductors to the isolated nodes and the shared nodes thereby preventing unwanted charge from entering the shared nodes and reducing linearity of the array.
    Type: Grant
    Filed: June 27, 2018
    Date of Patent: November 17, 2020
    Assignee: Silicon Laboratories Inc.
    Inventors: Aaron J. Caffee, Brian G. Drost
  • Patent number: 10840863
    Abstract: A technique for receiving a DC or low frequency input signal using a chopper-stabilized amplifier includes chopping an input signal using a chopper clock signal to generate a chopped input signal. The input signal has a first voltage range and the chopper clock signal has a second voltage range. The chopper clock signal has peak-to-peak voltage over a period of the chopper clock signal. The peak-to-peak voltage is less than the first voltage range and is less than the second voltage range. A frequency of the input signal is at least an order of magnitude less than a frequency of the chopper clock signal. The second voltage range may be greater than or equal to the first voltage range. The technique may include generating a bias signal based on a voltage reference signal and an output signal having the first voltage range.
    Type: Grant
    Filed: September 24, 2018
    Date of Patent: November 17, 2020
    Assignee: Silicon Laboratories Inc.
    Inventor: Dan Bernard Kasha
  • Patent number: 10840897
    Abstract: A sine to square wave converter circuit receives a sine wave signal and supplies a first square wave signal having a first frequency. A 2× clock multiplier circuit multiplies the first square wave signal and supplies a second square wave signal with a second frequency that is twice the first frequency. A first storage element that is clocked by the second square wave signal stores a delayed version of the first square wave signal and supplies an even-odd signal. A second storage element that is clocked by the second square wave signal receives the even-odd signal and supplies an odd-even signal. A duty cycle correction circuit adjusts the threshold of the sine to square wave converter based on a difference in duty pulse widths between the even-odd signal and the odd-even signal.
    Type: Grant
    Filed: October 31, 2019
    Date of Patent: November 17, 2020
    Assignee: Silicon Laboratories Inc.
    Inventors: Aslamali A. Rafi, Srisai Rao Seethamraju, Russell Croman
  • Patent number: 10840960
    Abstract: A receiver signal path includes a high pass filter that centers a received differential pair of signals around a common mode voltage to generate a centered received differential pair of signals. The receiver signal path includes a demodulator that removes a carrier signal from the centered received differential pair of signals to generate a demodulated signal and generates a logic signal based on the demodulated signal and a predetermined threshold signal. The demodulator includes a differential stage including an extremum selector circuit that generates the demodulated signal based on the centered received differential pair of signals. The demodulated signal corresponds to a mean level of the rectified version of the centered received differential pair of signals. The differential stage includes a second circuit that provides the reference signal based on the predetermined threshold signal. The logic signal is based on a comparison of the demodulated signal to the reference signal.
    Type: Grant
    Filed: July 31, 2019
    Date of Patent: November 17, 2020
    Assignee: Silicon Laboratories Inc.
    Inventor: Mohammad Al-Shyoukh
  • Patent number: 10833711
    Abstract: In one embodiment an apparatus includes: a mixer to downconvert a radio frequency (RF) spectrum including at least a first RF signal of a first channel of interest and a second RF signal of a second channel of interest to at least a first second frequency signal and a second second frequency signal; a first digitizer to digitize the first second frequency signal to a first digitized signal, the first digitizer configured to operate as a low-pass analog-to-digital converter (ADC); a second digitizer to digitize the second second frequency signal to a second digitized signal, the second digitizer configured to operate as a band-pass ADC; and a digital processor to digitally process the first digitized signal and the second digitized signal.
    Type: Grant
    Filed: December 19, 2018
    Date of Patent: November 10, 2020
    Assignee: Silicon Laboratories Inc.
    Inventors: Jacob Pihl, Peter Østergaard Nielsen
  • Patent number: 10833795
    Abstract: In an embodiment, an apparatus includes: a modulator to modulate a first packet according to rate control information; a physical circuit to transmit the modulated first packet according to power control information; and a dynamic adaptation circuit, for the first packet, to provide the rate control information and the power control information of a first modulation and power pair stored in a first energy map.
    Type: Grant
    Filed: December 6, 2018
    Date of Patent: November 10, 2020
    Assignee: Silicon Laboratories Inc.
    Inventors: Hadrien Hoyer, David Le Goff
  • Patent number: 10831159
    Abstract: An apparatus includes a time-to-digital converter (TDC). The TDC includes a fine TDC (F-TDC) to generate a first output signal in a first range in response to a first signal and a second signal, and a coarse TDC (C-TDC) to generate a second output signal in a second range in response to the first signal and a delayed version of the second signal.
    Type: Grant
    Filed: December 14, 2018
    Date of Patent: November 10, 2020
    Assignee: Silicon Laboratories Inc.
    Inventor: John M. Khoury
  • Patent number: 10834356
    Abstract: In one example, a remote tuner module includes: a first tuner to receive, process and demodulate a first radio frequency (RF) signal to output an analog audio signal, and to receive and process a second RF signal to output a first downconverted modulated signal; a second tuner to receive and process the second RF signal to output a second downconverted modulated signal; a demodulator circuit coupled to the first and second tuners to demodulate and link the first and second modulated signals, to output a linked demodulated signal. The remote tuner module may further include a gateway circuit coupled to at least the demodulator circuit to output the analog audio signal and the linked demodulated signal.
    Type: Grant
    Filed: September 11, 2019
    Date of Patent: November 10, 2020
    Assignee: Silicon Laboratories Inc.
    Inventors: Jesus Efrain Gaxiola-Sosa, Aaron Blank, Kathir Manthiram, Shawn Davis, Jan Schnepp, Jacob Morris, Damian Szmulewicz
  • Patent number: 10833400
    Abstract: An apparatus includes a radio frequency (RF) circuit to transmit or receive RF signals, and a partitioned antenna structure. The partitioned antenna structure includes a first portion of a resonator and a first portion of a radiator. The first portion of the resonator comprises less than an entire resonator. The first portion of the radiator comprises less than an entire radiator.
    Type: Grant
    Filed: June 12, 2019
    Date of Patent: November 10, 2020
    Assignee: Silicon Laboratories Inc.
    Inventors: Pasi Rahikkala, Attila Zolomy
  • Patent number: 10833682
    Abstract: A clock generator includes an interpolative divider including a phase interpolator and a multi-modulus divider. The interpolative divider is configured to generate an output clock signal based on a clock signal, a control code, and a phase interpolator calibration signal. The clock generator includes a calibration circuit configured to generate the phase interpolator calibration signal based on the clock signal, the output clock signal and a phase interpolator code. The calibration circuit includes a phase-locked loop configured to generate a digital phase error signal based on a reference timestamp signal and a timestamp signal based on the clock signal and the output clock signal. The calibration circuit includes an adaptive loop configured to generate the phase interpolator calibration signal based on the digital phase error signal.
    Type: Grant
    Filed: September 25, 2019
    Date of Patent: November 10, 2020
    Assignee: Silicon Laboratories Inc.
    Inventors: Timothy A. Monk, Douglas F. Pastorello
  • Patent number: 10833885
    Abstract: A system and method for efficiently creating multicast groups is disclosed. The system includes a gateway controller, that receives a multicast request from a client. The gateway controller parses the request from the client and identifies the set of the desired destination nodes. The gateway controller then determines whether an existing multicast group matches this set. If not, the gateway controller creates a new multicast group, preferably by modifying an existing multicast group by adding new destination nodes to that group. This is an efficient way to create multicast groups, as it increases the number of nodes reacting simultaneously to multicast messages when creating multicast groups, and minimizes the number of messages that are required to synchronize the nodes to the new multicast group.
    Type: Grant
    Filed: December 20, 2018
    Date of Patent: November 10, 2020
    Assignee: Silicon Laboratories, Inc.
    Inventors: Anders Lynge Esbensen, Karoline Malmkjær, Jakob Buron
  • Patent number: 10833699
    Abstract: A digital to analog converter that includes a delta sigma modulator coupled to receive a digital data. The delta sigma modulator supplies a multi-bit resistor digital to analog converter (DAC). The multi-bit resistor digital to analog converter supplies an amplifier with an analog signal corresponding to the digital data. A first low pass filter is coupled between the multi-bit digital to analog converter and the amplifier stage and filters out shaped quantization noise before it reaches the amplifier. A second low pass filter is coupled to an output of the amplifier stage and filters out residual quantization noise and chopping artifacts from the amplifier stage.
    Type: Grant
    Filed: August 22, 2019
    Date of Patent: November 10, 2020
    Assignee: Silicon Laboratories Inc.
    Inventor: Dinesh Babu Mugunthu Maheswaran
  • Patent number: 10833535
    Abstract: A power transfer device includes a first power supply node, a second power supply node, and an oscillator circuit configured to convert an input DC signal across the first power supply node and the second power supply node into an AC signal on a differential pair of nodes comprising a first node and a second node in response to a control signal. The oscillator circuit includes a regulated power supply node and an active shunt regulator circuit configured to clamp a peak voltage level across the regulated power supply node and the second power supply node to a clamped voltage level. The clamped voltage level is linearly related to a first voltage level on the first power supply node.
    Type: Grant
    Filed: September 25, 2018
    Date of Patent: November 10, 2020
    Assignee: Silicon Laboratories Inc.
    Inventors: Mohammad Al-Shyoukh, Krishna Pentakota, Stefan N. Mastovich