Patents Assigned to STMicroelectronics (Research & Development) Limted
-
Publication number: 20250070081Abstract: An electrical connection wire connects an electrical connection pad of an electrical chip and an electrical connection pad of a carrier substrate to which the electronic chip is mounted. A dielectric layer surrounds at least the bonding wire. The dielectric layer may be a dielectric sheath or a hardened liquid dielectric material. A dielectric material may also cover at least a portion of the electrical chip and carrier substrate. A liquid electrically conductive material is deposited and hardened to form a local conductive shield surrounding the dielectric layer at the bonding wire.Type: ApplicationFiled: November 14, 2024Publication date: February 27, 2025Applicant: STMicroelectronics (Grenoble 2) SASInventors: David AUCHERE, Asma HAJJI, Fabien QUERCIA, Jerome LOPEZ
-
Publication number: 20250070785Abstract: A test-circuit includes a PLL-divider outputting first and third clock-signals as PLL clock-signals during functional mode and a capture-phase of transition and stuck-at-modes, and outputting a second clock-signal based upon an external clock-signal as an ATE clock-signal during a shift-phase of the transition and stuck-at-mode. An OCC passes the clock-signals in functional mode, transition capture mode, and stuck-at capture mode through sub-paths within first paths within first and second clock selection circuits so the first and third clock-signals are passed through less than the entire first paths, the sub-paths being first and second functional clock paths.Type: ApplicationFiled: August 21, 2023Publication date: February 27, 2025Applicant: STMicroelectronics International N.V.Inventors: Venkata Narayanan SRINIVASAN, Ajay Kumar DIMRI
-
Patent number: 12237007Abstract: A circuit includes a memory array with SRAM cells connected in rows by word lines and in columns by bit lines. A row controller circuit simultaneously actuates, through a word line driver circuit for each row, word lines in parallel for an in-memory compute operation. A column processing circuit processes analog voltages developed on the bit lines in response to the simultaneous actuation to generate a decision output for the in-memory compute operation. A bit line clamping circuit includes a sensing circuit that compares the analog voltages on a given pair of bit lines to a threshold voltage. A voltage clamp circuit is actuated in response to the comparison to preclude the analog voltages on the given pair of bit lines from decreasing below a clamping voltage level.Type: GrantFiled: June 29, 2022Date of Patent: February 25, 2025Assignee: STMicroelectronics International N.V.Inventors: Kedar Janardan Dhori, Harsh Rawat, Promod Kumar, Nitin Chawla, Manuj Ayodhyawasi
-
Patent number: 12236000Abstract: Method for detecting the linear extraction of information in a processor using an instruction register for storing an instruction including an operation code. The method includes monitoring the instructions successively stored in the instruction register including decoding the operation codes, determining the number of consecutive operation codes encoding incremental branches, and generating a detection signal if the number is greater than or equal to a detection threshold.Type: GrantFiled: December 16, 2021Date of Patent: February 25, 2025Assignees: STMicroelectronics (Alps) SAS, STMicroelectronics (Grenoble 2) SASInventors: Diana Moisuc, Christophe Eichwald
-
Publication number: 20250063785Abstract: An electronic device includes a solid body of SiC having a surface and having a first conductivity type. A first implanted region and a second implanted region have a second conductivity type and extend into the solid body in a direction starting from the surface and delimit between them a surface portion of the solid body. A Schottky contact is on the surface and in direct contact with the surface portion. Ohmic contacts are on the surface and in direct contact with the first and second implanted regions. The solid body includes an epitaxial layer including the surface portion and a bulk portion. The surface portion houses a plurality of doped sub-regions which extend in succession one after another in the direction, are of the first conductivity type, and have a respective conductivity level higher than that of the bulk portion.Type: ApplicationFiled: August 29, 2024Publication date: February 20, 2025Applicant: STMicroelectronics S.r.l.Inventors: Simone RASCUNÁ, Claudio CHIBBARO
-
Publication number: 20250061301Abstract: A debug method implemented by a first near field communication (NFC) device includes a step of storing, in a memory of the first NFC device, one or more parameters which are associated with the operation of the first NFC device during a communication with a second distant NFC device. The first NFC device then uses an answer to select (ATS) communication, sent in response to receipt of an answer to select (ATS) communication, to send the stored one or more parameters to the second distant NFC device.Type: ApplicationFiled: August 12, 2024Publication date: February 20, 2025Applicant: STMicroelectronics International N.V.Inventors: Lucile MARGARIA, Philippe ALARY, Julien MERCIER
-
Publication number: 20250058449Abstract: The present disclosure is directed to kickback detection for devices, such as handheld drills. Kickback is detected using a gyroscope and an accelerometer, and is detected at the end of each of a plurality of time windows. At the end of each time window, kickback is detected based on, for example, a variance of a norm of gyroscope measurements. False kickback detections are then removed based on, for example, a minimum and a mean of accelerometer measurements. Kickback detection is completed before the next time window begins.Type: ApplicationFiled: August 17, 2023Publication date: February 20, 2025Applicant: STMicroelectronics International N.V.Inventors: Mahesh CHOWDHARY, Krishna Chaitanya PALLE HAYAGREEVA
-
Publication number: 20250060466Abstract: A waveform generator includes a system control unit and signal channels controlled by the system control unit and configured to supply driving signals for driving a respective transducer of an array of transducers. Each signal channel includes a sequential access memory having rows, where each row contains an instruction word configured to generate a respective step of a waveform to be generated. A memory output of the sequential access memory is defined by an output row at a fixed location. The waveform to be generated is defined by a block of instruction words. Each signal channel also includes an internal control unit that is configured to sequentially move the content of the sequential access memory, based on the instruction word currently at the memory output, so that sequences of instruction words are provided at the output row.Type: ApplicationFiled: November 7, 2024Publication date: February 20, 2025Applicant: STMicroelectronics S.r.l.Inventors: Stefano PASSI, Roberto Giorgio BARDELLI, Anna MORONI
-
Publication number: 20250063769Abstract: A transistor suited for use as an RF switch includes a semiconductor layer and a stack of a gate insulator layer and a conductive gate layer. A length of the conductive gate layer is smaller on the side of a lower surface, located in the vicinity of the gate insulator layer, and is greater on the side of an upper surface, opposite to the lower surface. Lateral sides of the conductive gate layer are covered, on a lower portion, with a first material and, on an upper portion, with a second material. The first material has a Young's modulus greater than a Young's modulus of the second material.Type: ApplicationFiled: August 14, 2024Publication date: February 20, 2025Applicant: STMicroelectronics International N.V.Inventors: Siddhartha DHAR, Stephane MONFRAY
-
Patent number: 12231102Abstract: An audio amplifier includes: a buck controller configured to control an output voltage at a first supply terminal, the output voltage selected from a set including a plurality of output voltages, where the output voltage takes a settling time to settle; a first audio bridge including: a class-AB driver stage coupled to the first supply terminal, and a delay insertion circuit configured to receive a processed digital stream and provide the processed digital stream to the class-AB driver stage a delay time after receiving the processed digital stream, where the delay time is based on the settling time; and an audio amplitude detector configured to detect a first peak amplitude in the first digital audio stream, where the buck controller is configured to select a lowest output voltage from the set that is higher than the first peak amplitude plus a headroom voltage.Type: GrantFiled: October 24, 2023Date of Patent: February 18, 2025Assignee: STMicroelectronics (Shenzhen) R&D Co. Ltd.Inventors: XiangSheng Li, Ru Feng Du
-
Patent number: 12229063Abstract: In an embodiment, a system includes a contactless reader and an apparatus. The apparatus includes a contactless transponder including a contactless interface and a transponder wired interface and being configured to communicate with a contactless reader according to a contactless protocol through the contactless interface. The apparatus includes a bus coupled to the transponder wired interface, and at least one module coupled to the bus, the at least one module including a processing circuit, the contactless reader being configured to communicate instructions of a software program executable by the processing circuit to the at least one module through the contactless transponder.Type: GrantFiled: March 10, 2023Date of Patent: February 18, 2025Assignee: STMicroelectronics (Grenoble 2) SASInventor: Jean-Louis Labyre
-
Patent number: 12229253Abstract: A system on a chip comprising a set of one-time programmable memory elements that comprises a first valid configuration; a second valid configuration; and a plurality of invalid configurations. The system on a chip also comprises a programming indicator initially comprising a first value and configured to be permanently set to a second value. The system on a chip further comprises a decoder circuit in communication with the set of one-time programmable memory elements to determine whether the set of one-time programmable memory elements is in the first valid configuration, the second valid configuration, or any one of the plurality of invalid configurations. The decoder circuit generates a threat-detection signal when the set of one-time programmable memory elements is in any of the plurality of invalid configurations when the programming indicator is permanently set to the second value.Type: GrantFiled: June 7, 2021Date of Patent: February 18, 2025Assignees: STMicroelectronics International N.V., STMicroelectronics (Alps) SASInventors: Asif Rashid Zargar, Gilles Eyzat, Charul Jain
-
Patent number: 12230511Abstract: At least one semiconductor chip or die is held within at a chip retaining formation provided in a chip holding device. The chip holding device is then positioned with the at least one semiconductor chip or die arranged facing a chip attachment location in a chip mounting substrate. This positioning produces a cavity between the at least one semiconductor chip or die arranged at the chip retaining formation and the chip attachment location in the chip mounting substrate. A chip attachment material is dispensed into the cavity. Once cured, the chip attachment material attaches the at least one semiconductor chip or die onto the substrate at the chip attachment location in the chip mounting substrate.Type: GrantFiled: August 10, 2021Date of Patent: February 18, 2025Assignee: STMicroelectronics S.r.l.Inventors: Fulvio Vittorio Fontana, Marco Rovitto
-
Patent number: 12230565Abstract: A semiconductor region includes an isolating region which delimits a working area of the semiconductor region. A trench is located in the working area and further extends into the isolating region. The trench is filled by an electrically conductive central portion that is insulated from the working area by an isolating enclosure. A cover region is positioned to cover at least a first part of the filled trench, wherein the first part is located in the working area. A dielectric layer is in contact with the filled trench. A metal silicide layer is located at least on the electrically conductive central portion of a second part of the filled trench, wherein the second part is not covered by the cover region.Type: GrantFiled: February 9, 2024Date of Patent: February 18, 2025Assignee: STMicroelectronics (Rousset) SASInventor: Abderrezak Marzaki
-
Patent number: 12230698Abstract: A device includes a semiconductor substrate. A step is formed at a periphery of the semiconductor substrate. A first layer, made of polysilicon doped in oxygen, is deposited on top of and in contact with a first surface of the substrate. This first layer extends at least on a wall and bottom of the step. A second layer, made of glass, is deposited on top of the first layer and the edges of the first layer. The second layer forms a boss between the step and a central area of the device.Type: GrantFiled: February 15, 2023Date of Patent: February 18, 2025Assignee: STMicroelectronics (Tours) SASInventors: Patrick Hauttecoeur, Vincent Caro
-
Patent number: 12232435Abstract: An integrated circuit includes a substrate with an active area, a first insulating layer, a second insulating layer, and a phase-change material. The integrated circuit further includes a heating element in an L-shape, with a long side in direct physical contact with the phase-change material and a short side in direct physical contact with a via. The heating element is surrounded by first, second, and third insulating spacers, with the first insulating spacer having a planar first sidewall in contact with the long side of the heating element, a convex second sidewall, and a planar bottom face in contact with the short side of the heating element. The second and third insulating spacers are in direct contact with the first insulating spacer and the long side of the heating element.Type: GrantFiled: April 3, 2023Date of Patent: February 18, 2025Assignees: STMicroelectronics (Crolles 2) SAS, STMicroelectronics (Grenoble 2) SAS, STMicroelectronics (Rousset) SASInventors: Franck Arnaud, David Galpin, Stephane Zoll, Olivier Hinsinger, Laurent Favennec, Jean-Pierre Oddou, Lucile Broussous, Philippe Boivin, Olivier Weber, Philippe Brun, Pierre Morin
-
Patent number: 12230357Abstract: The present description concerns an electronic device including: a first input configured to receive a clock signal, coupled by a first input buffer to a first circuit; and at least an output coupled by an output buffer to the first circuit, the output buffer being synchronized on first edges of the clock signal, wherein the first input buffer includes a data input coupled to the first input and is configured to maintain the value on its output constant whatever the value on its data input during a duration following each first edge of the clock signal.Type: GrantFiled: September 2, 2022Date of Patent: February 18, 2025Assignee: STMicroelectronics (Rousset) SASInventors: Francesco La Rosa, Thierry Giovinazzi
-
Publication number: 20250054528Abstract: A method of corrupting contents of a memory array includes asserting a signal at a reset node to thereby cause starving of current supply to the memory array, and selecting bit lines and complementary bit lines associated with desired columns of the memory array that contain memory cells to have their contents corrupted. For each desired column, a logic state of its bit line and complementary bit line are forced to a same logic state. Each word line associated with desired rows of the memory array that contains memory cells to have their contents corrupted is simultaneously asserted, and then simultaneously deasserted to thereby place each memory cell to have its contents corrupted into a metastable state during a single clock cycle.Type: ApplicationFiled: October 29, 2024Publication date: February 13, 2025Applicant: STMicroelectronics International N.V.Inventors: Praveen Kumar VERMA, Promod KUMAR, Harsh RAWAT
-
Publication number: 20250055447Abstract: A circuit includes a first capacitance array formed by n nominally equal capacitive elements. A first electrode of each capacitive element is coupled, via respective switches to either a reference voltage or ground. A differential amplifier has a first input coupled to an output of a first capacitance array, a second input grounded, and an output generating a voltage ramp. A capacitive feedback circuit couples the output of the differential amplifier to the first input. A second capacitance array has an output coupled to the first input of the differential amplifier. The capacitive elements of the first capacitance array are organized in sets. The circuit operates by controllably coupling, set by set, second electrodes of the capacitive elements of the first capacitance array to the first input of the differential amplifier.Type: ApplicationFiled: August 8, 2024Publication date: February 13, 2025Applicant: STMicroelectronics International N.V.Inventors: Abdessamed MEKKI, Laurent SIMONY
-
Publication number: 20250053246Abstract: The present disclosure is directed to lift-up gesture detection for electronic devices. An initial lift-up gesture is detected in response to an orientation change and a lift-up motion of the device being detected. The initial lift-up gesture is validated as a true lift-up gesture in a case where a shaking motion of the device is not being detected when the initial lift-up gesture is detected. If a shaking motion of the device is detected when the initial lift-up gesture is detected, the initial lift-up gesture is rejected.Type: ApplicationFiled: August 9, 2023Publication date: February 13, 2025Applicant: STMicroelectronics International N.V.Inventors: Stefano Paolo RIVOLTA, Federico RIZZARDINI, Lorenzo BRACCO
