Patents Assigned to STMicroelectronics (Research & Development) Limted
  • Publication number: 20250132596
    Abstract: A power-management system includes a power transistor coupled between a power supply and load, a driver circuit driving the power transistor in response to an input signal, and an error amplifier generating a control signal that modifies operation of the driver circuit based on a comparison between a selected reference voltage and a drain-to-source voltage of the power transistor. A multiplexer provides the selected reference voltage to the error amplifier and passes one of a plurality of different reference voltages as the selected reference voltage based upon first and second selection signals. A first selection circuit charges a first capacitor in response to the input signal and generates the first selection signal based on a first voltage across the first capacitor. A second selection circuit charges a second capacitor in response to the input signal and generates the second selection signal based on a second voltage across the second capacitor.
    Type: Application
    Filed: October 23, 2023
    Publication date: April 24, 2025
    Applicant: STMicroelectronics International N.V.
    Inventors: Domenico RAGONESE, Marco MINIERI, Maurizio GRECO, Vincenzo MARANO, Vojtech ELIAS, Milos HOFMAN
  • Publication number: 20250132675
    Abstract: Provided is voltage regulator circuit including an input node for receiving an input supply voltage, an output node for producing an output regulated voltage, and a switchable pass element arranged between the input and output nodes. A comparator circuit compares the output regulated voltage to a dynamic threshold to produce a control signal to control the switchable pass element. The control signal being asserted results in the switchable pass element being turned on, and vice-versa. A threshold selection and shaping circuit shapes the output regulated voltage or the dynamic threshold so that: (i) in response to assertion of the control signal, the difference between the dynamic threshold and the output regulated voltage is abruptly increased and subsequently gradually decreased towards a target static value, and (ii) in response to de-assertion of the control signal, the difference is abruptly increased and subsequently gradually decreased towards a target static value.
    Type: Application
    Filed: October 4, 2024
    Publication date: April 24, 2025
    Applicant: STMicroelectronics International N.V.
    Inventors: Marco Giovanni FONTANA, Romino CRETONE
  • Patent number: 12282589
    Abstract: An electronic device includes a power supply terminal, a voltage regulator connected to the power supply terminal, an electronic module connected to the voltage regulator, and a compensation circuit configured to receive an auxiliary current generated by the voltage regulator and being equal to a first fraction of the electronic module current. The compensation circuit includes a current source configured to supply a source current to a cold point, and a compensation stage connected to the power supply terminal and being traversed by an intermediate current equal to a difference between the source current and the auxiliary current and by a complementary current equal to the intermediate current multiplied by an inverse multiplication factor of the first fraction.
    Type: Grant
    Filed: February 10, 2023
    Date of Patent: April 22, 2025
    Assignee: STMicroelectronics (Rousset) SAS
    Inventor: Nicolas Demange
  • Patent number: 12284480
    Abstract: The present disclosure is directed to transducer assemblies or device in which one or more buried cavities are present within a substrate and define or form one or more membranes along a surface of the substrate. One or more piezoelectric actuators are formed on the one or more membranes and the one or more piezoelectric actuators drive the membranes at an operating frequency with an operating bandwidth of the transducer assemblies. Each of the one or more membranes is anchored at respective portions to a main body portion of the substrate to provide robust and strong anchoring of each of the one or more membranes to push unwanted flexure modes outside the operating bandwidth of the transducer assemblies.
    Type: Grant
    Filed: December 14, 2022
    Date of Patent: April 22, 2025
    Assignee: STMicroelectronics International N.V.
    Inventors: Domenico Giusti, Fabio Quaglia, Marco Ferrera, Carlo Luigi Prelini
  • Publication number: 20250126850
    Abstract: Methods and structures for forming strained-channel finFETs are described. Fin structures for finFETs may be formed in two epitaxial layers that are grown over a bulk substrate. A first thin epitaxial layer may be cut and used to impart strain to an adjacent channel region of the finFET via elastic relaxation. The structures exhibit a preferred design range for increasing induced strain and uniformity of the strain over the fin height.
    Type: Application
    Filed: December 23, 2024
    Publication date: April 17, 2025
    Applicant: STMicroelectronics, Inc.
    Inventors: Nicolas LOUBET, Pierre MORIN
  • Publication number: 20250125228
    Abstract: A semiconductor die is arranged at a die mounting region at a first surface of a die pad in a substrate. The die pad has a second surface opposite the first surface. Laser beam energy is applied to the second surface of the die pad to form in the second surface of the die pad a recessed peripheral portion surrounding a central portion opposite the die mounting region at the first surface. An encapsulation of electrically insulating material is molded onto the substrate. During molding, the electrically insulating material covers the recessed peripheral portion and leakage of the electrically insulating material over the central portion is countered in response to the peripheral portion of the second surface of the die pad being recessed.
    Type: Application
    Filed: October 9, 2024
    Publication date: April 17, 2025
    Applicant: STMicroelectronics International N.V.
    Inventors: Guendalina CATALANO, Alessandro MELLINA GOTTARDO, Alberto ARRIGONI
  • Publication number: 20250123478
    Abstract: A system includes a module formed by a first supporting portion, a second supporting portion, a first die carrying a first reflector and housed in the first supporting portion, and a second die carrying a second reflector and housed in the second supporting portion. The first and second supporting portions are spaced apart to define a gap therebetween. The second supporting portion includes an input hole defined therein to receive an incoming beam and direct it toward the first reflector. The first supporting portion includes an output hole defined therein to allow passage of an outgoing beam reflected by the second reflector. The first and second reflectors are configured to sequentially reflect the incoming beam to generate the outgoing beam.
    Type: Application
    Filed: December 19, 2024
    Publication date: April 17, 2025
    Applicant: STMicroelectronics S.r.l.
    Inventors: Marco DEL SARTO, Alex GRITTI, Amedeo MAIERNA, Luca MAGGI
  • Publication number: 20250126877
    Abstract: A substrate made of doped single-crystal silicon has an upper surface. A doped single-crystal silicon layer is formed by epitaxy on top of and in contact with the upper surface of the substrate. Either before or after forming the doped single-crystal silicon layer, and before any other thermal treatment step at a temperature in the range from 600° C. to 900° C., a denuding thermal treatment is applied to the substrate for several hours. This denuding thermal treatment is at a temperature higher than or equal to 1,000° C.
    Type: Application
    Filed: December 18, 2024
    Publication date: April 17, 2025
    Applicants: STMicroelectronics S.r.l., STMicroelectronics (Crolles 2) SAS
    Inventors: Pierpaolo MONGE ROFFARELLO, Isabella MICA, Didier DUTARTRE, Alexandra ABBADIE
  • Publication number: 20250123758
    Abstract: A memory circuit includes an array of memory cells arranged with first word lines connected to a first sub-array storing less significant bits of data and second word lines connected to a second sub-array storing more significant bits of data. A first word line signal is applied to a selected one of the first word lines to read less significant bits from the first sub-array, and a mathematical operation is performed on the read less significant bits to produce modified less significant bits that are written back to the first sub-array. If the read less significant bits are saturated, a second word line signal is applied to a selected one of the second word lines to read more significant bits from the second sub-array, and a mathematical operation is performed on the read more significant bits to produce modified more significant bits that are written back to the second sub-array.
    Type: Application
    Filed: December 19, 2024
    Publication date: April 17, 2025
    Applicant: STMicroelectronics International N.V.
    Inventor: Praveen Kumar VERMA
  • Publication number: 20250125804
    Abstract: A Low Voltage Differential Signaling (LVDS) transmitter includes driver circuit with a first transistor, a second transistor, a third transistor, a fourth transistor, a first resistor, and a second resistor. The first transistor is coupled between a first node and first output. The second transistor is coupled between the first node and a second output. The third transistor is coupled between the first output and a second node. The fourth transistor is coupled between the second output and the second node. The first resistor is coupled between the first output and a common mode node. The second resistor is coupled between the second output and the common mode node. A pre-driver circuit generates gate control signals controlling the first, second, third, and fourth transistors in response to a data signal. A controlled timing delay is applied to the timing of logic state transistors for the control signals.
    Type: Application
    Filed: December 19, 2024
    Publication date: April 17, 2025
    Applicant: STMicroelectronics International N.V.
    Inventors: Sandeep KAUSHIK, Paras GARG
  • Publication number: 20250125232
    Abstract: Wettable metalization multilayer formed by an adhesion layer, containing titanium; a barrier layer, containing nickel; and a sintering layer, containing silver. A portion of the sintering layer, facing the barrier layer, contains atoms of a metal material chosen between aluminum and tin. A portion of the barrier layer facing the sintering layer may contain atoms of the metal material. The sintering layer is obtained depositing by PVD and spinning a metal material layer and then a silver layer, causing the diffusion of the atoms of the metal material in the silver layer.
    Type: Application
    Filed: October 9, 2024
    Publication date: April 17, 2025
    Applicant: STMicroelectronics International N.V.
    Inventors: Brunella CAFRA, Antonio LANDI, Agata GRASSO, Crocifisso Marco Antonio RENNA
  • Publication number: 20250123766
    Abstract: System, method, and circuitry for simulating a memory architecture to generate a bin image of a file tree for a memory embedded on a programmable computing device. A memory configuration of the memory and a file tree identifying a file structure to be used in the memory are obtained. A bin image of a file system for the memory is generated based on the memory configuration and the file tree using a memory simulator and a file-management-system manager. The bin image is provided to the programmable computing device for storage in the memory.
    Type: Application
    Filed: December 19, 2024
    Publication date: April 17, 2025
    Applicant: STMicroelectronics France
    Inventors: Zouhaier AOUAINI, Haithem RAHMANI
  • Patent number: 12278155
    Abstract: A support substrate supports an electronic chip. An encapsulation coating on the support substrate coats the electronic chip. The encapsulation coating includes a trench surrounding the electronic chip. A heat sink is mounted to the encapsulation coating above the electronic chip. The heat sink is fixed to the encapsulation coating by an adhesive material and a thermal interface material layer is present between the electronic chip and the heat sink. The trench is positioned between the thermal interface material layer and the adhesive material.
    Type: Grant
    Filed: November 10, 2021
    Date of Patent: April 15, 2025
    Assignee: STMicroelectronics (Grenoble 2) SAS
    Inventors: Younes Boutaleb, Fabien Quercia, Asma Hajji, Ouafa Hajji
  • Patent number: 12276816
    Abstract: Various embodiments provide an optical lens that includes wafer level diffractive microstructures. In one embodiment, the optical lens includes a substrate, a microstructure layer having a first refractive index, and a protective layer having a second refractive index that is different from the first refractive index. The microstructure layer is formed on the substrate and includes a plurality of diffractive microstructures. The protective layer is formed on the diffractive microstructures. The protective layer provides a cleanable surface and encapsulates the diffractive microstructures to prevent damage and contamination to the diffractive microstructures. In another embodiment, the optical lens includes a substrate and an anti-reflective layer. The anti-reflective layer is formed on the substrate and includes a plurality of diffractive microstructures.
    Type: Grant
    Filed: July 14, 2023
    Date of Patent: April 15, 2025
    Assignee: STMicroelectronics (Research &Development) Limited
    Inventors: Kevin Channon, James Peter Drummond Downing, Andy Price
  • Patent number: 12279350
    Abstract: A LED driver chip includes driver circuits, each being coupled to a different pin and including a fault-detection circuit. Each fault-detection circuit includes a force circuit forcing current to a force node, and a sense circuit including a current sensor coupled to the force node, and a comparator comparing a voltage at the force node to a reference voltage to generate a comparison output. Control circuitry, in a pin-to-pin short detection mode, activates the force circuit of a first of the driver circuits and activates thep sense circuit of a second of the driver circuits, in a pin-to-ground short detection mode, activates the force and the sense circuit of the same driver circuits. The comparison output of the comparator of the activated sense circuit, if is higher or if lower of the reference voltage, indicates if short between pin or to ground, respectively, is present.
    Type: Grant
    Filed: May 23, 2024
    Date of Patent: April 15, 2025
    Assignee: STMicroelectronics S.r.l.
    Inventors: Maria Francesca Seminara, Salvatore Rosario Musumeci
  • Patent number: 12278460
    Abstract: An embodiment pulse generator circuit is configured to apply a current pulse to two output terminals. The pulse generator circuit comprises an LC resonant circuit comprising an inductance and a capacitance connected in series between a first node and a negative input terminal. The pulse generator circuit comprises a charge circuit configured to charge the capacitance via a supply voltage, a first electronic switch configured to selectively short-circuit the two output terminals, a second electronic switch configured to selectively connect the two output terminals in parallel with the LC resonant circuit, and a control circuit configured to drive the first and the second electronic switch.
    Type: Grant
    Filed: December 16, 2020
    Date of Patent: April 15, 2025
    Assignees: STMicroelectronics (Rousset) SAS, STMicroelectronics S.r.l.
    Inventors: Romeo Letor, Antoine Pavlin, Alfio Russo, Nadia Lecci
  • Publication number: 20250118703
    Abstract: A semiconductor chip is covered by a non-LDS encapsulation material (i.e., encapsulation material not including LDS-activatable additives). One or more first pathways are opened towards the semiconductor chip through the non-LDS encapsulation material. LDS encapsulation material (i.e., encapsulation material including LDS-activatable additives) is molded over the non-LDS encapsulation material to fill the first pathways. One or more second pathways, aligned with the first pathways, are opened towards the semiconductor chip through the LDS encapsulation material. The second pathways have an inner lining of LDS encapsulation material. Electrical coupling formations for the semiconductor chip are provided via laser direct structuring processing of the LDS encapsulation material including the inner lining in the second pathways.
    Type: Application
    Filed: October 2, 2024
    Publication date: April 10, 2025
    Applicant: STMicroelectronics International N.V.
    Inventors: Claudio ZAFFERONI, Antonio BELLIZZI, Alessandro MELLINA GOTTARDO
  • Publication number: 20250120326
    Abstract: Memory devices and methods of manufacturing such devices are provided herein. In at least one embodiment, a memory device includes a plurality of phase-change memory cells. An electrically-insulating layer covers lateral walls of each of the phase-change memory cells, and a thermally-insulating material is disposed on the electrically-insulating layer and covers the lateral walls of the phase-change memory cells.
    Type: Application
    Filed: December 18, 2024
    Publication date: April 10, 2025
    Applicant: STMicroelectronics (Rousset) SAS
    Inventor: Philippe BOIVIN
  • Publication number: 20250119061
    Abstract: A DC-DC converter circuit includes a switching stage with first and second switches, and a control circuit coupled to the switching stage. The control circuit detects a threshold for changing between a synchronous operation mode and an asynchronous operation mode, synchronizes the detected threshold with a beginning of a new switching cycle, applies feed-forward compensation at the beginning of an ON-time period to vary a duty cycle, and generates drive signals to control the switching stage.
    Type: Application
    Filed: December 20, 2024
    Publication date: April 10, 2025
    Applicant: STMicroelectronics S.r.l.
    Inventors: Alessandro BERTOLINI, Alberto CATTANI, Stefano RAMORINI, Alessandro GASPARINI
  • Publication number: 20250120319
    Abstract: A piezoelectric microelectromechanical structure is provided with a piezoelectric stack having a main extension in a horizontal plane and a variable section in a plane transverse to the horizontal plane. The stack is formed by a bottom-electrode region, a piezoelectric material region arranged on the bottom-electrode region, and a top-electrode region arranged on the piezoelectric material region. The piezoelectric material region has, as a result of the variable section, a first thickness along a vertical axis transverse to the horizontal plane at a first area, and a second thickness along the same vertical axis at a second area. The second thickness is smaller than the first thickness. The structure at the first and second areas can form piezoelectric detector and a piezoelectric actuator, respectively.
    Type: Application
    Filed: December 19, 2024
    Publication date: April 10, 2025
    Applicant: STMicroelectronics S.r.l.
    Inventors: Domenico GIUSTI, Irene MARTINI, Davide ASSANELLI, Paolo FERRARINI, Carlo Luigi PRELINI, Fabio QUAGLIA