Patents Assigned to STMicroelectronics (Research & Development) Limted
-
Publication number: 20250119056Abstract: Provided is a power supply control circuit for a power supply, including a PFC converter configured to generate a bus voltage, an electronic converter and an auxiliary power supply configured to generate an auxiliary supply voltage. The PFC converter comprises a PFC control circuit configured to drive the PFC converter to regulate the bus voltage to a requested value. When the output power is greater than the threshold, the power supply control circuit supplies the PFC control circuit with the auxiliary supply voltage. When the output power is smaller than the threshold, the circuit compares the bus voltage to upper and lower thresholds. When the bus voltage is greater than the upper threshold, the circuit inhibits supply of the PFC control circuit with the auxiliary supply voltage. When the bus voltage is smaller than a lower threshold, the circuit supplies the PFC control circuit with the auxiliary supply voltage.Type: ApplicationFiled: September 20, 2024Publication date: April 10, 2025Applicant: STMicroelectronics International N.V.Inventors: Fabio CACCIOTTO, Salvatore TORRISI
-
Publication number: 20250120106Abstract: A method of making a bipolar transistor includes: forming a first collector part of a first conductivity type in a semiconductor layer; forming a first insulating region made of a first insulating material on the first collector part; forming a conduction layer intended to form a first doped base part of the second conductivity type on the first insulating region; forming an opening having a first width in the conduction layer that emerges onto the first insulating region; forming an insulating layer on the conduction layer and in the opening; forming a cavity in the insulating layer and in the first insulating region that emerges onto a portion of the first collector part through the opening, the cavity having at the level of the opening a second width smaller than the first width; and forming a second collector part in the cavity on the portion of the first collector part.Type: ApplicationFiled: October 3, 2024Publication date: April 10, 2025Applicant: STMicroelectronics International N.V.Inventors: Arnaud RIVAL, Alexis GAUTHIER, Edoardo BREZZA, Pascal CHEVALIER
-
Patent number: 12273030Abstract: A power switch current sensing circuit includes matching first and second transistors having sources connected to first and second terminals, respectively, of the power switch. A current mirror has a first node coupled to a drain of the first transistor and a second node coupled to a drain of the second transistor. The current mirror sinks a current from the first node equal to a current flowing through the second transistor. A biasing circuit provides a same biasing voltage to the control terminals of the first and second transistors. An output resistance is coupled between the first node and a reference voltage node. A difference between a current flowing through the first transistor and the current sunk by the current mirror circuit from the first node flows through the output resistance. An output voltage produced at the first node is indicative of the current flowing through the power switch.Type: GrantFiled: October 11, 2022Date of Patent: April 8, 2025Assignee: STMicroelectronics S.r.l.Inventor: Stefano Ramorini
-
Patent number: 12274003Abstract: A device includes comprising first and second printed circuit boards. Walls couple the first and second printed circuit boards to each other and define a first cavity between the first and second printed circuit boards. Electric conductors associated with the walls electrically connect the first and second printed circuit boards. An integrated circuit chip is mounted to a first surface of the first integrated circuit board in the first cavity. The integrated circuit chip is electrically connected to conductive tracks of the first surface of the first printed circuit board. Surface-mounted components are mounted on top of and in contact with conductive tracks of a first surface of the second printed circuit board. The first surfaces of the first and second printed circuit boards are arranged facing towards each other. The first and second printed circuit boards may form rigid components of a flex-rigid type printed circuit board.Type: GrantFiled: October 7, 2022Date of Patent: April 8, 2025Assignee: STMicroelectronics (Grenoble 2) SASInventors: Patrick Laurent, Jean-Michel Riviere
-
Patent number: 12271607Abstract: In an embodiment a method includes modifying or suppressing one or more data values of a non-volatile memory, wherein the one or more data values are stored in a first sector of the non-volatile memory, wherein the first sector is designated as a current sector by one or more selection values stored in the non-volatile memory, wherein modifying or suppressing comprises writing the one or more data values into a second sector of the non-volatile memory, and wherein the second sector is designated as an alternate sector by the one or more selection values.Type: GrantFiled: May 16, 2023Date of Patent: April 8, 2025Assignee: STMicroelectronics (Alps) SASInventor: Jawad Benhammadi
-
Patent number: 12270842Abstract: In an embodiment method for detecting the phase of an analog signal via a hybrid coupler operating in a power-combiner mode, the hybrid coupler comprises a first input intended to receive the analog signal, a second input intended to receive a reference signal having a reference phase and the same frequency as the analog signal, and two outputs, and is configured to generate, at these two outputs, a first output signal and a second output signal, respectively. The embodiment method comprises measuring peak values of the analog signal, of the reference signal, and of at least one of the first and second output signals, calculating the phase shift between the phase of the analog signal and the reference phase depending on the measured peak values, and determining the phase of the analog signal depending on the calculated phase shift and the reference phase.Type: GrantFiled: January 22, 2019Date of Patent: April 8, 2025Assignees: STMicroelectronics France, CENTRE NATIONAL DE LA RECHERCHE SCIENTIFIQUE, UNIVERSITE DE BORDEAUX, INSTITUT POLYTECHNIQUE DE BORDEAUXInventors: Vincent Knopik, Jeremie Forest, Eric Kerherve
-
Patent number: 12273089Abstract: The integrated circuit includes a power amplifier intended to provide a signal in a fundamental frequency band, an antenna, and a matching and filtering network having a first section, a second section, and a third section. The three sections include LC arrangements configured to have an impedance matched to the power amplifier's output in the fundamental frequency band. The LC arrangements of the first section and the second section are configured to have resonant frequencies adapted to attenuate the harmonic frequency bands of the fundamental frequency band.Type: GrantFiled: February 15, 2021Date of Patent: April 8, 2025Assignee: STMicroelectronics International N.V.Inventors: Guillaume Blamon, Emmanuel Picard, Christophe Boyavalle
-
Patent number: 12272416Abstract: A system includes a write-data register and a read-data register, each clocked by a clock signal, and a first-in-first-out (FIFO) buffer coupled between the write-data register and the read-data register, the FIFO buffer including latches configured to store data. The system further includes glue logic with first, second, and third logic circuits configured to generate an internal write enable signal, an internal read valid signal, and an internal read enable signal based on an operational mode of the system. The system is configured to be selectively switched between a normal operational mode, where the latches are accessed for reading and writing by a read enable signal and write enable signal based on a read address signal and a write address signal, and a transition testing mode, where the latches are tested using the internal write enable signal, the internal read enable signal, and the internal read valid signal.Type: GrantFiled: May 13, 2024Date of Patent: April 8, 2025Assignee: STMicroelectronics International N.V.Inventors: Venkata Narayanan Srinivasan, Balwinder Singh Soni, Avneep Kumar Goyal
-
Patent number: 12270990Abstract: A microelectromechanical mirror device includes a fixed structure defining a cavity, a tiltable structure elastically suspended above the cavity and carrying a reflecting surface, and having a main extension in a horizontal plane. A first pair of driving arms carry respective piezoelectric material regions that are biased to cause a rotation of the tiltable structure around a first rotation axis parallel to a first horizontal axis of the horizontal plane, and elastically coupled to the tiltable structure. Elastic suspension elements that couple the tiltable structure to the fixed structure at the first rotation axis are stiff with respect to movements out of the horizontal plane and yielding with respect to torsion around the first rotation axis, and further extend between the tiltable structure and the fixed structure. The elastic suspension elements have an asymmetrical arrangement on opposite sides of the tiltable structure along the first rotation axis.Type: GrantFiled: April 22, 2022Date of Patent: April 8, 2025Assignee: STMicroelectronics S.r.l.Inventors: Nicolo' Boni, Roberto Carminati, Massimiliano Merli
-
Patent number: 12273117Abstract: A phase lock loop (PLL) circuit includes a phase-frequency detector (PFD) circuit that determines a difference between a reference clock signal and a feedback clock signal to generate up/down control signals responsive to that difference. Charge pump and loop filter circuitry generates an integral signal component control signal and a proportional signal component control signal in response to the up/down control signals. The integral signal component control signal and proportional signal component control signal are separate control signals. A voltage controlled oscillator generates an oscillating output signal having a frequency controlled by the integral signal component control signal and the proportional signal component control signal. A divider circuit performs a frequency division on the oscillating output signal to generate the feedback clock signal.Type: GrantFiled: October 19, 2022Date of Patent: April 8, 2025Assignee: STMicroelectronics International N.V.Inventors: Anand Kumar, Prashutosh Gupta
-
Publication number: 20250113701Abstract: A device includes an assembly of pixels with a first pixel generating an event-based data element and a second pixel generating a light intensity data element. Each first and second pixel includes a portion of a layer that forms a photodiode. A first integrated circuit chip includes a first substrate and a first interconnection network, and a second integrated circuit chip includes a second substrate and a second interconnection network. The first and second integrated circuit chips are attached to each other by the first and second interconnection networks. The layer with the photodiodes is located on a first surface of the second substrate opposite to a second surface of the second substrate having the second interconnection network located thereon.Type: ApplicationFiled: September 24, 2024Publication date: April 3, 2025Applicant: STMicroelectronics International N.V.Inventor: Arthur ARNAUD
-
Publication number: 20250112110Abstract: An integrated circuit package includes a support substrate with front connection pads on a front surface thereof and rear connection pads on a rear surface thereof. An integrated circuit device is mounted to the support substrate in flip chip orientation with a front face of the integrated circuit device facing the front surface of the support substrate. A thermally conductive heat spreader is mounted adjacent a rear face of the integrated circuit device. External direct thermal paths thermally couple a top surface of the thermally conductive heat spreader to the rear surface of the support substrate. Each external direct thermal path includes a first portion on and in direct contact with thermally conductive heat spreader, a second portion on and in direct contact with an external side surface of the support substrate and a third portion on and in direct contact with the rear surface of the support substrate.Type: ApplicationFiled: October 2, 2023Publication date: April 3, 2025Applicant: STMicroelectronics International N.V.Inventors: Florian PERMINJAT, Fabrice DE MORO
-
Publication number: 20250110263Abstract: An optical device includes a metasurface formed by a metasurface substrate having at least a first metasurface layer made of a first material and an array of pillars extending through the first metasurface layer. The pillars are made of a second material different from the first material. The metasurface has a first face and a second face opposite the first face. A first anti-reflection stack is positioned over the first face of the metasurface. The first anti-reflection stack has a third face and a fourth face opposite the third face and positioned over the first face of the metasurface. A metal trace has a portion which is exposed at the third face of the first anti-reflection stack.Type: ApplicationFiled: September 24, 2024Publication date: April 3, 2025Applicant: STMicroelectronics International N.V.Inventors: Simon GUILLAUMET, Stephanie AUDRAN, Benjamin VIANNE, James Peter Drummond DOWNING
-
Publication number: 20250110696Abstract: A digital multiplicand is received. An initial digital multiplier including logical 0s and 1s is also received. The initial multiplier is processed including at the beginning of each string with at least one logical 1 of the initial multiplier, by applying, or not, in a selective manner, a Booth encoding on said string so as to output a final multiplier. The multiplicand is then multiplied by the final multiplier to produce an output.Type: ApplicationFiled: October 1, 2024Publication date: April 3, 2025Applicant: STMicroelectronics International N.V.Inventor: Fabrice ROMAIN
-
Publication number: 20250113511Abstract: To manufacture a bipolar transistor, a first stack of layers including a first layer made of the material of the base of the bipolar transistor is formed between second and third insulating layers. A first cavity is then formed crossing the first stack in such a way as to reach the substrate. The forming of the first cavity includes an etching of no layer covering the first layer other than the third layer. A first portion of the collector of the bipolar transistor and a second portion of the base of the bipolar transistor are then formed in the first cavity.Type: ApplicationFiled: October 1, 2024Publication date: April 3, 2025Applicant: STMicroelectronics International N.V.Inventors: Edoardo BREZZA, Alexis GAUTHIER
-
Publication number: 20250112107Abstract: At least one package includes a die including a first surface, a second surface opposite to the first surface, and one or more sidewalls transverse to the first surface and the second surface. The one or more sidewalls extend from the first surface to the second surface. A plurality of separate and distinct heat sinks is on the first surface of the die. Each respective separate and distinct heat sink of the plurality of separate and distinct heat sinks is separate and distinct from adjacent separate and distinct heat sinks of the plurality of separate and distinct heat sinks. A plurality of channels separates each respective heat sink of the plurality of heat sinks from adjacent heat sinks of the plurality of heat sinks. In some packages, an elastic thermally conductive material is present within and fills the plurality of channels.Type: ApplicationFiled: September 19, 2024Publication date: April 3, 2025Applicant: STMicroelectronics International N.V.Inventor: Roseanne DUCA
-
Publication number: 20250111875Abstract: A memory system includes a memory array with first dummy read cells that discharge a dummy bit line, each of the first dummy read cells including a transistor coupled between the dummy bit line and a first ground node that is connected to a ground reference. Second dummy read cells discharge the dummy bit line, each of the dummy read cells including a transistor coupled between the dummy bit line and a second ground node. The dummy read cells cooperate to discharge the dummy bit line in a dummy read operation to provide a self-timing signal. Read circuitry retrieves data from a selected row in the memory array during a read operation, in response to the self-timing signal. Ground generation circuitry connects the second ground node to the ground reference or allows the second ground to float, based upon a control signal.Type: ApplicationFiled: August 26, 2024Publication date: April 3, 2025Applicant: STMicroelectronics International N.V.Inventors: Sant Swaroop SHRIVASTAVA, Hitesh CHAWLA, Mohd Javed IKHLAS, Sachin GULYANI
-
Publication number: 20250112492Abstract: Disclosed is an energy autonomous system including an energy transducer, a first capacitor, a second capacitor having greater capacitance than the first capacitor, and a microprocessor. The microprocessor includes a first terminal electrically coupled to the energy transducer and the first capacitor; a second terminal electrically coupled to the second capacitor; a switch that is in a conductive state in which the switch electrically couples the first terminal and second terminals together, or a nonconductive state in which the switch does not electrically couple first terminal and second terminals together; a voltage detector that detects a voltage at the first terminal; and a processor coupled to the voltage detector and the switch. The processor controls charging of the second capacitor by controlling the switch to be in the conductive state or the nonconductive state based on the voltage at the first terminal detected by the voltage detector.Type: ApplicationFiled: September 29, 2023Publication date: April 3, 2025Applicant: STMicroelectronics International N.V.Inventor: Roberto LA ROSA
-
Publication number: 20250112556Abstract: A non-inverting buck boost DC-DC converter operates with a ripple-hysteretic-current-mode-control including: a first state where control signals close a first high side switch and a second low side switch; a second state where control signals close the first high side switch and a second high side switch; a third state where control signals close a first low side switch and the second high side switch; and a fourth state where control signals close the first low side switch and the second low side switch. Control signal peak voltage and valley voltage are detected. Passing between the first, second, third and fourth states is dependent on peak voltage detection, valley voltage detection, expiration of a variable first time interval following entering the second state, and expiration of a fixed second time interval following entering the third state.Type: ApplicationFiled: October 2, 2024Publication date: April 3, 2025Applicant: STMicroelectronics International N.V.Inventors: Alessandro BERTOLINI, Alessandro GASPARINI
-
Publication number: 20250110462Abstract: Provided is a multi-channel actuator for driving a low-side device. The actuator includes a controller that receives a first command for driving a low-side device and outputs data representative of the first command. The actuator includes a driving circuit having a plurality of detection and driving stages. The plurality of detection and driving stages are operative to be coupled to a plurality of channels of the low-side device, respectively. The driving circuit receives the data representative of the first command and causes a detection and driving stage of the plurality of detection and driving stages to drive a respective channel of the low-side device in accordance with the first command.Type: ApplicationFiled: September 29, 2023Publication date: April 3, 2025Applicant: STMicroelectronics International N.V.Inventors: Guozhu FENG, Allan Rio Valentos LAGASCA